US5672909A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Interdigitated wirebond programmable fixed voltage planes
Assignee: Amkor Technology Singapore Holding Pte Ltd
•
Filing: 1996-07-29
•
Granted: 1997-09-30
•
Expires: 2016-07-29
Abstract
Abstract Two interdigitated comb-shaped fixed voltage buses such as a power bus and ground bus, in the form of metallization are provided substantially encircling of an integrated circuit die in an integrated circuit package or other integrated die assembly. Any selection of bonding pads on the die and metallization leads in the assembly may be connected to the fingers of either bus. The length of wire bond or TAB connections and the area occupied by the buses is minimized by the interdigitated geometry of the buses.
Inventors
- 👤 Thomas P. Glenn
- 👤 Ronald J. Molnar
- 👤 Roy Dale Hollaway
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 03:31
CPC Classifications
H; H10; H10W; H10W72/00; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/682; H10W70/685; H10W72/071; H10W72/075; H10W72/07551; H10W72/07552; H10W72/07554; H10W72/50; H10W72/521; H10W72/531; H10W72/5363; H10W72/541; H10W72/5445; H10W72/547; H10W72/5473; H10W72/90; H10W72/931; H10W72/932; H10W90/00; H10W90/701; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
157 words
An integrated circuit package comprising: a die attach area; a first bus including a first strip formed in a first conductor level and substantially encircling said die attach area, said first bus further including fingers formed in said first conductor level and integrally attached to said first strip and pointing from said first strip away from said die attach area, said first bus being for a first electrical potential; and a second bus including a second strip formed in said first conductor level and substantially encircling said first bus, said second bus further including fingers formed in said first conductor level and integrally attached to said second strip and pointing from said second strip toward said first bus, said second bus being for a second electrical potential, said fingers of said first bus being located between and alternating with said fingers of said second bus, wherein said first electric potential is equal to said second electric potential.
Claim 2
Dependent Claim
157 words
An integrated circuit package comprising: a die attach area; a first bus including a first strip formed in a first conductor level and substantially encircling said die attach area, said first bus further including fingers formed in said first conductor level and integrally attached to said first strip and pointing from said first strip away from said die attach area, said first bus being for a first electrical potential; and a second bus including a second strip formed in said first conductor level and substantially encircling said first bus, said second bus further including fingers formed in said first conductor level and integrally attached to said second strip and pointing from said second strip toward said first bus, said second bus being for a second electrical potential, said fingers of said first bus being located between and alternating with said fingers of said second bus, wherein said first electric potential is equal to said second electric potential.
Claim 3
Dependent Claim
28 words
The package of claim 1 further comprising: a second conductor level; and vias, and wherein said first bus is connected by said vias to said second conductor level.
Claim 4
Dependent Claim
48 words
The package of claim 1 further including an integrated circuit die attached to said die attach area, said die having a series of bonding pads thereon and wherein bonding wires connect selected ones of said pads to respective ones of said first bus fingers and second bus fingers.
Claim 5
Dependent Claim
122 words
An integrated circuit device comprising: an insulator substrate having metallization thereon; an integrated circuit die having bonding pads thereon, said die being bonded to said substrate; a first insulator level bonded to said substrate; portions of a conductive layer attached to said first insulator level; first and second conductive buses on said first insulator level and surrounding said die; one of said buses being a power bus and the other of said buses being a ground bus; each of said buses having a strip in said conductive layer and having a series of fingers in said conductive layer, said fingers being attached to said strip; and wherein said fingers of one bus are spacedly interdigitated with said fingers of the other bus.
Claim 6
Dependent Claim
122 words
An integrated circuit device comprising: an insulator substrate having metallization thereon; an integrated circuit die having bonding pads thereon, said die being bonded to said substrate; a first insulator level bonded to said substrate; portions of a conductive layer attached to said first insulator level; first and second conductive buses on said first insulator level and surrounding said die; one of said buses being a power bus and the other of said buses being a ground bus; each of said buses having a strip in said conductive layer and having a series of fingers in said conductive layer, said fingers being attached to said strip; and wherein said fingers of one bus are spacedly interdigitated with said fingers of the other bus.
Claim 7
Dependent Claim
24 words
The integrated circuit device of claim 4 further comprising: vias connecting at least one of said buses to said metallization on said insulator substrate.
Claim 8
Dependent Claim
27 words
The integrated circuit device of claim 4, further comprising: a second insulator level bonded to said first insulator level; and conductive leads on said second insulator level.
References Cited (Backward Citations)
US4410905A
Cited
US4839717A
Cited
US5008734A
Cited
US5173767A
Cited
JPH0432252A
Cited
US5225709A
Cited
US5294751A
Cited
JPH0685154A
Cited
US5402318A
Cited
US5457340A
Cited
US5329156A
Cited
US5497031A
Cited
US5343074A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-09-29 | 2001-03-31 | 2001-09-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-09-29 | 2005-03-31 | 2005-09-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-09-29 | 2009-03-31 | 2009-09-30 | $7700.00 | Window Closed / Lapsed |