Patent US6143635A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6143635A Expired / Lapsed US ⏱️ 0.0 years remaining

Field effect transistors with improved implants and method for making such transistors

Assignee: International Business Machines Corp
•
Filing: 1999-08-16
•
Granted: 2000-11-07
•
Expires: 2019-08-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Metal oxide semiconductor field effect transistor (MOSFET) including a drain region and a source region adjacent to a channel region. A gate oxide is situated on the channel region and a gate conductor with vertical side walls is placed on the gate oxide. The MOSFET further includes a threshold adjust implant region and/or punch through implant region being aligned with respect to the gate conductor and limited to an area underneath the gate conductor. Such a MOSFET can be made using the following method: forming a dielectric stack on a semiconductor structure; defining an etch window on the dielectric stack having the lateral size and shape of a gate hole to be formed; defining the gate hole in the dielectric stack by transferring the etch window into the dielectric stack using a reactive ion etching (RIE) process; implanting threshold adjust dopants and/or punch through dopants through the gate hole; depositing a gate conductor such that it fills the gate hole; removing the gate conductor covering portions of the semiconductor structure surrounding the gate hole; and removing at least part of the dielectric stack.

Inventors

  • 👤 Diane C. Boyd
  • 👤 Stuart M. Burns
  • 👤 Hussein I. Hanafi
  • 👤 Yuan Taur
  • 👤 William C. Wille

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 22:04
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0225; H10D30/0217; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0128; H10D84/02; H10D84/03; H10D84/038; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/10; H10W10/17; H10D84/0151

Claims Analysis

Total Claims: 31
Claim 1
Independent Claim 120 words
A method for making a metal oxide semiconductor field effect transistor (MOSFET) comprising the steps of: forming a dielectric stack on a semiconductor structure; defining an etch window on the dielectric stack having lateral size and shape of a gate hole to be formed; defining the gate hole in the dielectric stack by transferring the etch window into the dielectric stack using a reactive ion etching (RIE) process; implanting threshold adjust dopants or punch through adjust dopants through the gate hole; depositing a gate conductor such that said gate conductor fills the gate hole; and removing at least part of the dielectric stack, wherein said transistor is a sub-0.1 micron device with a gate length of less than 0.1 μm.
Claim 2
Independent Claim 120 words
A method for making a metal oxide semiconductor field effect transistor (MOSFET) comprising the steps of: forming a dielectric stack on a semiconductor structure; defining an etch window on the dielectric stack having lateral size and shape of a gate hole to be formed; defining the gate hole in the dielectric stack by transferring the etch window into the dielectric stack using a reactive ion etching (RIE) process; implanting threshold adjust dopants or punch through adjust dopants through the gate hole; depositing a gate conductor such that said gate conductor fills the gate hole; and removing at least part of the dielectric stack, wherein said transistor is a sub-0.1 micron device with a gate length of less than 0.1 μm.
Claim 3
Dependent Claim 22 words
The method of claim 1, wherein the threshold adjust dopants and the punch through adjust dopants are implanted through the gate hole.
Claim 4
Dependent Claim 15 words
The method of claim 1, wherein semiconductor structure at least comprises a pad oxide layer.
Claim 5
Dependent Claim 18 words
The method of claim 3, wherein the pad oxide layer is between 5 nm and 20 nm thick.
Claim 6
Dependent Claim 20 words
The method of claim 1, wherein the dielectric stack comprises a nitride layer, preferably a Si 3 N 4 layer.
Claim 7
Dependent Claim 17 words
The method of claim 1, wherein the dielectric stack comprises a tetra ethyl ortho silicate (TEOS) layer.
Claim 8
Dependent Claim 20 words
The method of claim 1, wherein the etch window is defined using a resist and a subsequent photo lithographic process.
Claim 9
Dependent Claim 24 words
The method of claim 1, wherein the etch window is transferred into the dielectric stack using a sequence of reactive ion etching (RIE) steps.
Claim 10
Dependent Claim 32 words
The method of claim 8, wherein each step of the sequence of reactive ion etching (RIE) steps is optimized for the respective layer of the dielectric stack it is supposed to etch.
Claim 11
Dependent Claim 29 words
The method of claim 8, wherein the sequence of reactive ion etching (RIE) steps is optimized to etch a gate hole with vertical side walls throughout the dielectric stack.
Claim 12
Dependent Claim 31 words
The method of claim 1, wherein the pad oxide layer at the bottom of the gate hole is removed after the step of defining a gate hole in the dielectric stack.
Claim 13
Dependent Claim 23 words
The method of claim 11, wherein the pad oxide layer at the bottom of the gate hole is removed using a wet etch.
Claim 14
Dependent Claim 29 words
The method of claim 11, wherein the implanting of threshold adjust dopants or the implanting of punch through dopants is carried out before the removal of pad oxide layer.
Claim 15
Dependent Claim 29 words
The method of claim 11, wherein the implanting of threshold adjust dopants or the implanting of punch through dopants is carried out after the removal of pad oxide layer.
Claim 16
Dependent Claim 32 words
The method of claim 1, wherein a thin gate oxide is formed at the bottom of the gate hole after the step of implanting of threshold adjust dopants or punch through dopants.
Claim 17
Dependent Claim 13 words
The method of claim 15, wherein the thin gate oxide is formed thermally.
Claim 18
Dependent Claim 18 words
The method of claim 15, wherein the thin gate oxide has a thickness of less than 5 nm.
Claim 19
Dependent Claim 13 words
The method of claim 1, wherein the gate conductor comprises polysilicon or Tungsten.
Claim 20
Dependent Claim 30 words
The method of claim 1, wherein a chemical mechanical polishing (CMP) process is used for removing the gate conductor covering, the portions of the dielectric stack surrounding the gate hole.
Claim 21
Dependent Claim 20 words
The method of claim 1, wherein the metal oxide semiconductor field effect transistor is a PMOS, NMOS, or CMOS transistor.
Claim 22
Dependent Claim 22 words
The method of claim 1, wherein a step of implanting deep implants is carried out before the defining of an etch window.
Claim 23
Dependent Claim 20 words
The method of claim 21, wherein the deep implants have a dopant concentration of about 1×10 16 /cm 3 .
Claim 24
Dependent Claim 31 words
The method of claim 1, wherein the threshold adjust implant region and punch through adjust region has a dopant concentration between 1×10 17 cm 3 and 1×10 18 /cm 3 .
Claim 25
Dependent Claim 54 words
The method of claim 1, wherein source and drain regions are formed by implantation of dopants after the step of removing at least part of the dielectric stack, said source and drain regions each having an abrupt junction to the channel which is situated underneath the edge of the gate pillar and gate oxide.
Claim 26
Dependent Claim 25 words
The method of claim 24, wherein the junctions between the source region and channel region and the drain region and channel region are well defined.
Claim 27
Dependent Claim 27 words
The method of claim 24, wherein the slope of the junctions between the source region and channel region and the drain region and channel region are steep.
Claim 28
Dependent Claim 19 words
The method of claim 1, wherein the effective gate length is defined by the length of the gate pillar.
Claim 29
Dependent Claim 29 words
The method of claim 1, wherein a high dose of dopants is implanted through the gate hole such that these dopants serve as grounded plane for the respective transistor.
Claim 30
Independent Claim 143 words
A method for making a metal oxide semiconductor field effect transistor (MOSFET) comprising the steps of: forming a dielectric stack on a semiconductor structure; defining an etch window on the dielectric stack having lateral size and shape of a gate hole to be formed; defining the gate hole in the dielectric stack by transferring the etch window into the dielectric stack using a reactive ion etching (RIE) process; implanting threshold adjust dopants or punch through adjust dopants through the gate hole; forming a sacrificial oxide layer at the bottom of said gate hole; etching said sacrificial oxide layer in said gate hole; heating said structure so as to heal any damage in said structure caused by said RIE or implanting steps; depositing a gate conductor such that said gate conductor fills the gate hole; and removing at least part of the dielectric stack.
Claim 31
Independent Claim 143 words
A method for making a metal oxide semiconductor field effect transistor (MOSFET) comprising the steps of: forming a dielectric stack on a semiconductor structure; defining an etch window on the dielectric stack having lateral size and shape of a gate hole to be formed; defining the gate hole in the dielectric stack by transferring the etch window into the dielectric stack using a reactive ion etching (RIE) process; implanting threshold adjust dopants or punch through adjust dopants through the gate hole; forming a sacrificial oxide layer at the bottom of said gate hole; etching said sacrificial oxide layer in said gate hole; heating said structure so as to heal any damage in said structure caused by said RIE or implanting steps; depositing a gate conductor such that said gate conductor fills the gate hole; and removing at least part of the dielectric stack.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-11-07 2004-05-08 2004-11-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-11-07 2008-05-08 2008-11-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-11-07 2012-05-08 2012-11-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag