← Back to Patent Explorer
JPH07193227A Expired / Lapsed JP ⏱️ 0.0 years remaining

Method for manufacturing semiconductor device

Assignee: Toshiba Corp
•
Filing: 1993-12-27
•
Granted: —
•
Expires: 2013-12-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from Japanese (57)【要約】 (修正有) 【目的】 ゲート直下のチャンネルにのみ不純物のイオ ン注入ができると共に、ゲート電極形成時に気相成長に より金属膜を形成できるようにして、高集積化や高速動 作の可能なMOSFETの製造方法を提供する。 【構成】 半導体基板1上に素子分離領域2を形成し、 その上にバッファ酸化膜3とSi 3 N 4 窒化膜4を重ね て形成する。次に窒化膜4にゲート電極用の溝を形成し てこの溝を通じて基板1中にチャンネル不純物をイオン 注入した後、窒化膜4をマスクとして溝内の酸化膜3を 除去後、熱酸化でゲート酸化膜7を形成し、その上に十 分厚くSi層8を堆積した。機械的研摩でSi層表面を エッチし、窒化膜4の溝中に埋込んだSi層8にW10 からなるゲート電極を形成した。その結果、ゲート領域 のチャンネル部のみに高濃度の不純物領域が形成され、 一方ソースやドレイン領域に形成すべき拡散層は不純物 濃度を低くでき、ゲートに金属ゲートを成長させ得る。 (57) [Summary] (Modified) [Purpose] Impurity ions can be implanted only into the channel directly under the gate, and a metal film can be formed by vapor phase growth when forming the gate electrode to achieve high integration and high-speed operation. The present invention provides a method of manufacturing a MOSFET capable of manufacturing the same. [Structure] An element isolation region 2 is formed on a semiconductor substrate 1, A buffer oxide film 3 and a Si 3 N 4 nitride film 4 are formed on top of this. Next, a groove for a gate electrode is formed in the nitride film 4, channel impurities are ion-implanted into the substrate 1 through the groove, the oxide film 3 in the groove is removed by using the nitride film 4 as a mask, and the gate is formed by thermal oxidation. An oxide film 7 was formed and a sufficiently thick Si layer 8 was deposited thereon. The surface of the Si layer is etched by mechanical polishing, and W10 is applied to the Si layer 8 embedded in the groove of the nitride film 4. A gate electrode made of was formed. As a result, a high-concentration impurity region is formed only in the channel portion of the gate region, On the other hand, the diffusion layer to be formed in the source and drain regions can have a low impurity concentration, and a metal gate can be grown on the gate.

Inventors

  • 👤 Takeshi Yoshida
  • 👤 田 毅 吉

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-30 21:41
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag