← Back to Patent Explorer
US6137176A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device and method of fabricating the same

Assignee: Seiko Epson Corp
•
Filing: 1998-06-25
•
Granted: 2000-10-24
•
Expires: 2018-06-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process of forming an interlayer dielectric on a semiconductor substrate including an electronic element includes: forming first silicon oxide layer by reacting a silicon compound including hydrogen with hydrogen peroxide using a chemical vapor deposition method; forming a porous second silicon oxide layer by reacting between a compound including an impurity, silicon compounds, and at least one substance selected from oxygen and compounds including oxygen using a chemical vapor deposition method; and annealing at a temperature of 300° C. to 850° C. to make the first and second silicon oxide layers more fine-grained. The first silicon oxide layer is formed at a temperature that is lower than that required of a BPSG film, and it has superior self-flattening characteristics in itself.

Inventors

  • 👤 Yukio Morozumi
  • 👤 Michio Asahina
  • 👤 Naohiro Moriya
  • 👤 Kazuki Matsumoto
  • 👤 Eiji Suzuki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 05:13
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/093; H10W20/097; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6326; H10P14/6328; H10P14/6334; H10P14/66; H10P14/662; H10P14/69; H10P14/692; H10P14/6921; H10P14/69215; H10P14/6922; H10P14/6923; H10P95/00; H10P95/06; H10P95/90; H10W20/031; H10W20/032; H10W20/033; H10W20/047; H10W20/048; H10W20/052; H10W20/0526; H10W20/056; H10W20/063; H10W20/0633; H10W20/074; H10W20/075; H10W20/077; H10W20/081; H10W20/082; H10W20/092; H10W20/40; H10W20/41; H10W20/425; H10W20/45; H10W20/48; H10P14/6336; H10P14/665

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 88 words
A semiconductor device comprising: a semiconductor substrate including an electronic element; an interlayer dielectric formed on said semiconductor substrate; a through-hole formed in said interlayer dielectric; a barrier layer formed on surfaces of said through-hole and said interlayer dielectric; and a conductive layer formed on said barrier layer, and wherein said interlayer dielectric comprises: a first silicon oxide layer formed by a polycondensation reaction between a silicon compound and hydrogen peroxide; and a second silicon oxide layer formed on said first silicon oxide layer and including an impurity.
Claim 2
Dependent Claim 88 words
A semiconductor device comprising: a semiconductor substrate including an electronic element; an interlayer dielectric formed on said semiconductor substrate; a through-hole formed in said interlayer dielectric; a barrier layer formed on surfaces of said through-hole and said interlayer dielectric; and a conductive layer formed on said barrier layer, and wherein said interlayer dielectric comprises: a first silicon oxide layer formed by a polycondensation reaction between a silicon compound and hydrogen peroxide; and a second silicon oxide layer formed on said first silicon oxide layer and including an impurity.
Claim 3
Dependent Claim 20 words
The semiconductor device as defined by claim 1, wherein said impurity comprised within said second silicon oxide layer is phosphorus.
Claim 4
Dependent Claim 32 words
The semiconductor device as defined by claim 1, wherein said through-hole has a tapered shape of a diameter that decreases gradually from an upper edge portion thereof towards a base portion thereof.
Claim 5
Dependent Claim 29 words
The semiconductor device as defined by claim 1, wherein said conductive layer formed within said through-hole is of aluminum or an alloy in which aluminum is the main component.

References Cited (Backward Citations)

US4361599A Cited
US4829363A Cited
US4829024A Cited
US5202579A Cited
US5482884A Cited
US5427666A Cited
US5627391A Cited
US5691571A Cited
JPH0992717A Cited
JPH09102492A Cited
US5877086A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-10-24 2004-04-24 2004-10-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-10-24 2008-04-24 2008-10-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-10-24 2012-04-24 2012-10-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag