US6137162A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Chip stack package
Assignee: SK Hynix Inc
•
Filing: 1999-05-10
•
Granted: 2000-10-24
•
Expires: 2019-05-10
Abstract
Abstract Disclosed is a chip stack package having a remarkably short interconnection paths between the semiconductor chips and external device, and between the respective semiconductor chips. The chip stack package comprises: at least two semiconductor chips disposed in series vertically in the package, wherein bonding pads are disposed at both sides of the respective semiconductor chips and vertically open slots are formed in the bonding pads; lead frames inserted into the slots of the respective semiconductor chips so as to electrically connect the respective bonding pads; and an epoxy compound for molding the resultant structure entirely so as to expose an interconnection portion of the respective lead frames.
Inventors
- 👤 Sang Wook Park
- 👤 Sung Bum Park
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:18
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/90; H10W76/00; H10W76/60; H10W90/00; H10W90/811; H10W46/00; H10W72/01; H10W72/019; H10W72/01951; H10W72/01953; H10W72/071; H10W72/073; H10W72/07321; H10W72/07327; H10W72/07351; H10W72/07354; H10W72/20; H10W72/29; H10W72/30; H10W72/341; H10W72/347; H10W72/351; H10W72/353; H10W72/354; H10W72/50; H10W72/59; H10W72/834; H10W72/941; H10W72/9415; H10W72/944; H10W74/00; H10W74/10; H10W74/131; H10W74/142; H10W90/20; H10W90/291; H10W90/701; H10W90/731; H10W90/732; H10W90/736; H10W90/751; H10W90/756
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
82 words
A chip stack package comprising: at least two semiconductor chips attached in series vertically in the package, wherein bonding pads are disposed at both sides of the respective semiconductor chips and vertically open slots are formed in the bonding pads; lead frames inserted into the slots of the respective semiconductor chips so as to electrically connect the respective bonding pads; and an epoxy compound for molding the resultant structure entirely so as to expose an interconnection portion of the respective lead frames.
Claim 2
Dependent Claim
82 words
A chip stack package comprising: at least two semiconductor chips attached in series vertically in the package, wherein bonding pads are disposed at both sides of the respective semiconductor chips and vertically open slots are formed in the bonding pads; lead frames inserted into the slots of the respective semiconductor chips so as to electrically connect the respective bonding pads; and an epoxy compound for molding the resultant structure entirely so as to expose an interconnection portion of the respective lead frames.
Claim 3
Dependent Claim
31 words
The chip stack package of claim 1, wherein a heat sink is attached to one exposed surface of the semiconductor chips, and the heat sink is exposed from the epoxy compound.
Claim 4
Dependent Claim
21 words
The chip stack package of claim 1, wherein one outer surface of the semiconductor chips is exposed from the epoxy compound.
Claim 5
Dependent Claim
33 words
The chip stack package of claim 1, wherein the lead frames further comprise a vertical lead inserted into the respective slots; and a horizontal lead connected to one side of the vertical lead.
Claim 6
Dependent Claim
57 words
The chip stack package of claim 4, wherein another side of the vertical lead is exposed from the epoxy compound, and two unit packages having two semiconductor chips stacked therein is opposed to the another side of the respective vertical lead exposed from the epoxy compound, therefore the opposing vertical leads are electrically connected by solder balls.
Claim 7
Dependent Claim
19 words
The chip stack package of claim 4, wherein the horizontal lead is extended to sides of the epoxy compound.
Claim 8
Dependent Claim
20 words
The chip stack package of claim 4, wherein solder balls are mounted on the one side of the horizontal lead.
Claim 9
Dependent Claim
37 words
The chip stack package of claim 1, wherein the semiconductor chips are attached by means of an adhesive material which is selected from a group consisting of a TAB, a thermosetting region, an ACF and an ACA.
Claim 10
Dependent Claim
33 words
The chip stack package of claim 1, wherein solder is coated at inner surface of the slots and at a contact face of the lead frames to the inner surface of the slots.
References Cited (Backward Citations)
US4764846A
Cited
US5514905A
Cited
US5376756A
Cited
US5728601A
Cited
US5343366A
Cited
US5327327A
Cited
US5600541A
Cited
US5514907A
Cited
US5612570A
Cited
US5821625A
Cited
US5686762A
Cited
US5847446A
Cited
US5781413A
Cited
US5818107A
Cited
US5940277A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-10-24 | 2004-04-24 | 2004-10-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-10-24 | 2008-04-24 | 2008-10-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-10-24 | 2012-04-24 | 2012-10-24 | $7700.00 | Window Closed / Lapsed |