US6128747A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System for delaying propagation of wake-up signal to processor through the sleep control means until the memory is awakened
Assignee: Hewlett Packard Development Co LP
•
Filing: 1998-01-17
•
Granted: 2000-10-03
•
Expires: 2018-01-17
Abstract
Abstract An electronic device such as a computer, is provided with a processor responsive to a sleep signal being asserted to emit a sleep acknowledgement signal and enter a low power mode, and a memory which is also settable in a low power mode. The memory is, for example, a DRAM with a self refresh mode. Control of entry of the memory into its low power (or sleep) mode is effected by a sleep control circuit. This circuit sets the memory into its low power mode upon detection of the sleep acknowledgement signal emitted by the processor. Preferably, the sleep control circuit forms part of a memory controller, and the sleep acknowledgement signal is a bus transaction, that is detected by the memory controller.
Inventors
- 👤 Pierre-Yves Thoulon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 05:43
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/325; G06F1/3275; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406; Y; Y02; Y02D; Y02D10/00; Y02D30/00; Y02D30/50
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
97 words
An electronic device comprising a processor responsive to a sleep signal being asserted to emit an acknowledgement signal and enter a low power mode, a memory settable in a low power mode, and sleep control means for setting the memory into the low power mode upon detection of said acknowledgement signal, wherein the sleep control means are responsive to the sleep signal being de-asserted to wake up the memory from its low power mode and delay propagation of said de-assertion of the sleep signal through said sleep control means to the processor until the memory is awakened.
Claim 2
Dependent Claim
97 words
An electronic device comprising a processor responsive to a sleep signal being asserted to emit an acknowledgement signal and enter a low power mode, a memory settable in a low power mode, and sleep control means for setting the memory into the low power mode upon detection of said acknowledgement signal, wherein the sleep control means are responsive to the sleep signal being de-asserted to wake up the memory from its low power mode and delay propagation of said de-assertion of the sleep signal through said sleep control means to the processor until the memory is awakened.
Claim 3
Dependent Claim
23 words
An electronic device according to claim 1, further comprising a memory controller, wherein the sleep control means are incorporated in the memory controller.
Claim 4
Dependent Claim
30 words
An electronic device according to claim 2, further comprising a bus connected to the processor and to the memory controller, wherein the acknowledgement signal is a transaction on the bus.
Claim 5
Dependent Claim
37 words
An electronic device according to claim 2, wherein the memory controller is also settable into the low power mode, and wherein the sleep control means are arranged to control the low power mode of the memory controller.
Claim 6
Dependent Claim
27 words
An electronic device according to claim 1, wherein the memory has self refresh circuitry that is operative when the memory is set in its low power mode.
Claim 7
Independent Claim
118 words
A method for setting into low power mode an electronic device comprising a memory settable in a low power mode and a processor responsive to a sleep signal being asserted by emitting an acknowledgement signal and by entering a low power mode, said method comprising the steps of: (i) detecting the emission by the processor of said acknowledgement signal; (ii) setting the memory into low power mode in response to step (i); (iii) detecting a de-assertion of the sleep signal; (iv) waking up the memory from low power mode in response to step (iii); and (v) delaying propagation of said de-assertion of the sleep signal throuqh a sleep control means to the processor until said memory is awakened.
Claim 8
Independent Claim
118 words
A method for setting into low power mode an electronic device comprising a memory settable in a low power mode and a processor responsive to a sleep signal being asserted by emitting an acknowledgement signal and by entering a low power mode, said method comprising the steps of: (i) detecting the emission by the processor of said acknowledgement signal; (ii) setting the memory into low power mode in response to step (i); (iii) detecting a de-assertion of the sleep signal; (iv) waking up the memory from low power mode in response to step (iii); and (v) delaying propagation of said de-assertion of the sleep signal throuqh a sleep control means to the processor until said memory is awakened.
Claim 9
Dependent Claim
93 words
A memory controller for connection to a bus and to a memory, said memory controller comprising sleep control means for detecting on the bus a sleep acknowledgement transaction from a processor and for setting the memory into the low power mode upon detection of said acknowledgement transaction, wherein the sleep control means are responsive to the sleep signal being de-asserted to wake up the memory from its low power mode and delay propagation of said de-assertion of the sleep signal through said sleep control means to the processor until the memory is awakened.
Claim 10
Dependent Claim
93 words
A memory controller for connection to a bus and to a memory, said memory controller comprising sleep control means for detecting on the bus a sleep acknowledgement transaction from a processor and for setting the memory into the low power mode upon detection of said acknowledgement transaction, wherein the sleep control means are responsive to the sleep signal being de-asserted to wake up the memory from its low power mode and delay propagation of said de-assertion of the sleep signal through said sleep control means to the processor until the memory is awakened.
Claim 11
Dependent Claim
37 words
A memory controller according to claim 7, wherein the memory controller is also settable into a low power mode, and wherein the sleep control means are arranged to control the low power mode of the memory controller.
References Cited (Backward Citations)
EP0071743A2
Cited
US5247655A
Cited
US5515539A
Cited
US5262998A
Cited
US5842029A
Cited
US5454114A
Cited
US5428252A
Cited
US5365487A
Cited
US5630143A
Cited
US5404543A
Cited
US5568637A
Cited
EP0632463A2
Cited
US5630090A
Cited
US5524249A
Cited
EP0707256A2
Cited
US5813022A
Cited
EP0708398A2
Cited
US5586308A
Cited
US5692197A
Cited
US5774736A
Cited
US5721935A
Cited
US5931951A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-10-03 | 2004-04-03 | 2004-10-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-10-03 | 2008-04-03 | 2008-10-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-10-03 | 2012-04-03 | 2012-10-03 | $7700.00 | Window Closed / Lapsed |