US6114221A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for interconnecting multiple circuit chips
Assignee: International Business Machines Corp
•
Filing: 1998-03-16
•
Granted: 2000-09-05
•
Expires: 2018-03-16
Abstract
Abstract A method for fabricating an interconnected multiple circuit chip structure by etching a first substrate to form protrusions on its surface. Then the protrusions are preferentially etched to produce a selected shape such as a tetragonal protrusion and an integrated circuit is then fabricated on the substrate. A second substrate is preferentially etched to form recesses having a selected shape that is the complement of the selected shape of the protrusions of the first substrate and then an integrated circuit is fabricated on the second substrate. The protrusions and recesses are coated with an electrically conductive metal such as aluminum. The first and second substrates are joined and aligned together such that the protrusions mate with the recesses and the structure is annealed such that the metal coatings thereon come into contact to electrically connect the integrated circuits on the substrates. The method can also be used to electrically connect multiple chips mounted back to front.
Inventors
- 👤 William R. Tonti
- 👤 Richard Q. Williams
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:33
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/117; H10W; H10W20/00; H10W20/01; H10W20/021; H10W20/023; H10W20/20; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W72/00; H10W72/01; H10W72/012; H10W90/00; H10W46/00; H10W72/071; H10W72/072; H10W72/07221; H10W72/07227; H10W72/07231; H10W72/07234; H10W72/07236; H10W72/20; H10W72/241; H10W72/251; H10W90/20; H10W90/297; H10W90/701; H10W90/721; H10W90/722
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
171 words
A method for fabricating an interconnected multiple circuit chip structure comprising the steps of: step 1, etching a first silicon substrate to form at least one protrusion on a surface of the first substrate; step 2, preferentially etching the at least one protrusion to produce a selected shape for providing a first alignment structure element; step 3, preferentially etching at least one cavity in the surface of a second substrate to form at least one alignment recess element having a selected shape that is the complement of the selected shape of the at least one protrusion; step 4, coating the at least one protrusion and the at least one recess with an electrically conductive metal to provide first and second electrical and thermal connectors on the alignment structure elements; step 5, joining and aligning the first substrate and the second substrate together wherein the at least one protrusion mates and aligns with the at least one recess and the metal coatings thereon come into contact to form an electrical circuit connection.
Claim 2
Independent Claim
171 words
A method for fabricating an interconnected multiple circuit chip structure comprising the steps of: step 1, etching a first silicon substrate to form at least one protrusion on a surface of the first substrate; step 2, preferentially etching the at least one protrusion to produce a selected shape for providing a first alignment structure element; step 3, preferentially etching at least one cavity in the surface of a second substrate to form at least one alignment recess element having a selected shape that is the complement of the selected shape of the at least one protrusion; step 4, coating the at least one protrusion and the at least one recess with an electrically conductive metal to provide first and second electrical and thermal connectors on the alignment structure elements; step 5, joining and aligning the first substrate and the second substrate together wherein the at least one protrusion mates and aligns with the at least one recess and the metal coatings thereon come into contact to form an electrical circuit connection.
Claim 3
Dependent Claim
51 words
A method according to claim 1 wherein in step 1 the first silicon substrate is etched to form at least first and second protrusions separated by an active device region, and wherein the method includes the step of fabricating an integrated circuit on the active device region of the first substrate.
Claim 4
Dependent Claim
51 words
A method according to claim 2 wherein in step 3 the second silicon substrate is preferentially etched to form at least first and second cavities separated by an active device region, and wherein the method includes the step of fabricating an integrated circuit on the active region of the second substrate.
Claim 5
Dependent Claim
45 words
A method according to claim 3 wherein the protrusions and the integrated circuit on the first silicon substrate are on the same side of the substrate and the cavities and the integrated circuit on the second substrate are on the same side of the substrate.
Claim 6
Dependent Claim
25 words
A method according to claim 3 wherein the protrusions and the integrated circuit on the first silicon substrate are on opposite sides of the substrate.
Claim 7
Dependent Claim
30 words
A method according to claim 5 wherein the substrate further includes at least one via through the silicon substrate to provide electrical connection between the opposite sides of the substrate.
Claim 8
Dependent Claim
47 words
A method according to claim 3 wherein the method further includes the step of heating the joined first and second silicon substrates to anneal the contacting metal coatings to form conductive electrical connections between the circuit on the first substrate and the circuit on the second substrate.
Claim 9
Dependent Claim
38 words
A method according to claim 1 wherein the at least one protrusion is preferentially etched to form a tetragonal point and the at least one cavity is preferentially etched to form a tetragonal recess complementary to the pyramid.
References Cited (Backward Citations)
US4996587A
Cited
US4975143A
Cited
US5508563A
Cited
US5229647A
Cited
US5356838A
Cited
US5454160A
Cited
US5589083A
Cited
US5525065A
Cited
US5492223A
Cited
US5556808A
Cited
US5532519A
Cited
US5567653A
Cited
US5712190A
Cited
US5613033A
Cited
US5661901A
Cited
US5872025A
Cited
US5834324A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-09-05 | 2004-03-06 | 2004-09-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-09-05 | 2008-03-06 | 2008-09-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-09-05 | 2012-03-06 | 2012-09-05 | $7700.00 | Window Closed / Lapsed |