Patent US6110818A successfully refreshed from Google Patents.
US6110818A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device with gate electrodes for sub-micron applications and fabrication thereof
Assignee: NXP BV
•
Filing: 1998-07-15
•
Granted: 2000-08-29
•
Expires: 2018-07-15
Abstract
Abstract According to one aspect of the invention, a method of fabricating N+ and P+ silicided gates limits diffusion when using a Tungsten, Titanium or Cobalt silicide in the gate fabrication. An example method involves doping a polysilicon structure in first and second dual gate regions and on either side of an undoped polysilicon region, forming a silicide is over the polysilicon structure, and then stuffing the undoped polysilicon region with a species selected to inhibit lateral diffusion of dopant from the polysilicon in the silicide. Subsequently, each gate is completed so that is includes a dielectric layer arranged over the silicide and one of the doped gate poly regions. Applications include logic circuits having embedded-DRAM, and circuits directed to stand-alone logic or stand-alone DRAM.
Inventors
- 👤 Jacob Daniel Haskell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 04:03
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0172; H10D84/0177; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
97 words
A method of forming a polysilicon gate structure, comprising the steps of: providing a polysilicon structure with doped regions of opposite polarity, the regions being laterally located on either side of an undoped polysilicon region; providing a silicide over the polysilicon structure; stuffing, over the undoped polysilicon region, the silicide with a species selected to inhibit lateral diffusion of dopant from the polysilicon in the silicide; forming a dielectric over the silicide; and mask-etching to form a polysilicon gate including the dielectric layer arranged over the silicide and including one of the doped regions of opposite polarity.
Claim 2
Independent Claim
97 words
A method of forming a polysilicon gate structure, comprising the steps of: providing a polysilicon structure with doped regions of opposite polarity, the regions being laterally located on either side of an undoped polysilicon region; providing a silicide over the polysilicon structure; stuffing, over the undoped polysilicon region, the silicide with a species selected to inhibit lateral diffusion of dopant from the polysilicon in the silicide; forming a dielectric over the silicide; and mask-etching to form a polysilicon gate including the dielectric layer arranged over the silicide and including one of the doped regions of opposite polarity.
Claim 3
Dependent Claim
28 words
A method of fabricating an integrated circuit, as recited in claim 1, wherein the species is selected from the following: Si, O 2 , and N 2 .
Claim 4
Dependent Claim
33 words
A method of fabricating an integrated circuit, as recited in claim 1, wherein forming a silicide includes forming one of the following over the polysilicon structure: Tungsten silicide, Titanium silicide and Cobalt silicide.
Claim 5
Dependent Claim
29 words
A method of fabricating an integrated circuit, as recited in claim 1, wherein the species includes means for inhibiting lateral diffusion of dopant from the polysilicon in the silicide.
Claim 6
Dependent Claim
31 words
A method of fabricating an integrated circuit, as recited in claim 1, further including forming doped source and drain regions in the polysilicon structure after mask-etching to form the polysilicon gate.
Claim 7
Dependent Claim
35 words
A method of fabricating an integrated circuit, as recited in claim 1, further including providing, separately from the above-recited providing silicide over the polysilicon structure, a silicide for and over the source and drain regions.
Claim 8
Dependent Claim
42 words
A method of fabricating an integrated circuit, as recited in claim 1, further including forming doped source and drain regions in the polysilicon structure after mask-etching to form the polysilicon gate, and forming a silicide layer for the source and drain regions.
Claim 9
Independent Claim
132 words
A method of fabricating an integrated circuit, comprising the steps of: providing a polysilicon structure with an N+ region and a P+ region, the N+ region and the P+ region being laterally located on either side of an undoped polysilicon region; forming a silicide over the polysilicon structure, the silicide being one of the following types: Tungsten silicide, Titanium silicide and Cobalt silicide; masking the silicide over the N+ and P+ regions and stuffing, over the undoped polysilicon region, the silicide with means for inhibiting lateral diffusion of dopant from the polysilicon in the silicide; forming a dielectric over the silicide; and mask-etching to form a first poly gate including the dielectric, the silicide and the N+ region, and a second poly gate including the dielectric, the silicide and the P+ region.
Claim 10
Independent Claim
132 words
A method of fabricating an integrated circuit, comprising the steps of: providing a polysilicon structure with an N+ region and a P+ region, the N+ region and the P+ region being laterally located on either side of an undoped polysilicon region; forming a silicide over the polysilicon structure, the silicide being one of the following types: Tungsten silicide, Titanium silicide and Cobalt silicide; masking the silicide over the N+ and P+ regions and stuffing, over the undoped polysilicon region, the silicide with means for inhibiting lateral diffusion of dopant from the polysilicon in the silicide; forming a dielectric over the silicide; and mask-etching to form a first poly gate including the dielectric, the silicide and the N+ region, and a second poly gate including the dielectric, the silicide and the P+ region.
Claim 11
Dependent Claim
32 words
A method of fabricating an integrated circuit, as recited in claim 8, further including forming doped source and drain regions in the polysilicon structure after mask-etching to form the first poly gate.
Claim 12
Dependent Claim
40 words
A method of fabricating an integrated circuit, as recited in claim 8, wherein the means for inhibiting lateral diffusion of dopant from the polysilicon in the silicide includes at least one of: Si, O 2 , and N 2 .
Claim 13
Dependent Claim
25 words
A method of fabricating an integrated circuit, as recited in claim 8, further including forming spacers along edges of the first and second poly gates.
Claim 14
Dependent Claim
32 words
A method of fabricating an integrated circuit, as recited in claim 11, further including forming a separate silicide layer adjacent to the first and second poly gates for source and drain regions.
Claim 15
Dependent Claim
26 words
A method of fabricating an integrated circuit, as recited in claim 8, further including doping the polysilicon gates independently from subsequently formed source and drain regions.
Claim 16
Independent Claim
66 words
A method of forming a polysilicon gate structure, comprising the steps of: providing a polysilicon structure with doped regions of opposite polarity, the regions being laterally located on either side of an undoped polysilicon region; providing a silicide over the polysilicon structure; stuffing, over the undoped polysilicon region, the silicide with a species selected to inhibit lateral diffusion of dopant from the polysilicon in the silicide.
Claim 17
Independent Claim
66 words
A method of forming a polysilicon gate structure, comprising the steps of: providing a polysilicon structure with doped regions of opposite polarity, the regions being laterally located on either side of an undoped polysilicon region; providing a silicide over the polysilicon structure; stuffing, over the undoped polysilicon region, the silicide with a species selected to inhibit lateral diffusion of dopant from the polysilicon in the silicide.
Claim 18
Dependent Claim
14 words
A method according to claim 14, further including: forming a dielectric over the silicide.
Claim 19
Dependent Claim
20 words
A method according to claim 15, further including: forming a polysilicon gate including the dielectric layer arranged over the silicide.
Claim 20
Dependent Claim
25 words
A method according to claim 16, wherein forming the polysilicon gate includes etching a portion of the dielectric layer adjacent a target polysilicon gate region.
Claim 21
Dependent Claim
11 words
A method according to claim 17, wherein etching includes mask etching.
References Cited (Backward Citations)
US5229307A
Cited
US5504029A
Cited
US5026657A
Cited
US5030585A
Cited
US5057449A
Cited
US5612241A
Cited
US5188976A
Cited
US5389558A
Cited
US5091763A
Cited
US5329482A
Cited
US5173450A
Cited
US5341014A
Cited
US5369055A
Cited
US5332687A
Cited
US5652464A
Cited
US5668035A
Cited
US5670397A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-08-29 | 2004-02-28 | 2004-08-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-08-29 | 2008-02-28 | 2008-08-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-08-29 | 2012-02-28 | 2012-08-29 | $7700.00 | Window Closed / Lapsed |