US6057231A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for improved metal fill by treatment of mobility layers
Assignee: Micron Technology Inc
•
Filing: 1999-02-10
•
Granted: 2000-05-02
•
Expires: 2019-02-10
Abstract
Abstract A recess having a height-to-width aspect ratio from about 6:1 to about 10:1 in a semiconductor structure is taught with a method of forming the same. In a first embodiment, a refractory metal layer is formed in the recess, which can be a trench, a contact hole, or a combination thereof. A refractory metal nitride layer is then formed on the refractory metal layer. A heat treatment, preferably RTP, is used to form a metal silicide contact at the bottom of the contact hole upon semiconductor material. In a first alternative method, an ammonia high-temperature treatment is conducted to remove undesirable impurities within the refractory metal nitride layer lining the contact hole and to replace the impurities with more nitrogen. In a second alternative method, a second refractory metal nitride layer is formed by PVD upon the first refractory metal nitride layer. In either alternative, a metallization layer is deposited with the recess. High pressure and temperature are used to substantially fill the recess with the metallization layer. In a preferred embodiment, deposition of the first refractory metal nitride layer is accomplished using trimethylethylenediamine tris (dimethylamino) titanium (TMEDT). The aspect ratio of a recess that can be substantially filled can exceed 8:1 when using a TMEDT-deposited refractory metal nitride layer and a subsequent deposition of a second refractory metal nitride layer by PVD. Following the substantially filling of the recess, residual surface metallization may be at least partially removed by such techniques as etch back or CMP.
Inventors
- 👤 John H. Givens
- 👤 Russell C. Zahorik
- 👤 Brenda D. Kraus
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 01:42
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/425
Claims Analysis
Total Claims: 56
Claim 1
Independent Claim
147 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed a portion of said semiconductor substrate and a sidewall on said dielectric layer; forming a refractory metal layer within the recess upon the sidewall of the dielectric layer and the exposed portion of said semiconductor substrate; forming a first refractory metal nitride layer within the recess upon said refractory metal layer by a titanium nitride CVD process using TMEDT; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer; forming a second refractory metal nitride layer within the recess upon said first refractory metal nitride layer within said recess; and forming a metallization layer to substantially fill said recess.
Claim 2
Independent Claim
147 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed a portion of said semiconductor substrate and a sidewall on said dielectric layer; forming a refractory metal layer within the recess upon the sidewall of the dielectric layer and the exposed portion of said semiconductor substrate; forming a first refractory metal nitride layer within the recess upon said refractory metal layer by a titanium nitride CVD process using TMEDT; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer; forming a second refractory metal nitride layer within the recess upon said first refractory metal nitride layer within said recess; and forming a metallization layer to substantially fill said recess.
Claim 3
Dependent Claim
23 words
A method of forming a semiconductor structure according to claim 1, wherein forming said refractory metal layer is conducted by a CVD process.
Claim 4
Dependent Claim
24 words
A method of forming a semiconductor structure according to claim 2, wherein forming said refractory metal layer is conducted by a titanium CVD process.
Claim 5
Dependent Claim
31 words
A method of forming a semiconductor structure according to claim 1, wherein forming a metallization layer to substantially fill said recess further comprises increasing at least one of temperature and pressure.
Claim 6
Dependent Claim
25 words
A method of forming a semiconductor structure according to claim 1, wherein forming the second refractory metal nitride layer is conducted by a PVD process.
Claim 7
Dependent Claim
70 words
A method of forming a semiconductor structure according to claim 5, wherein forming the second refractory metal nitride layer is conducted by a titanium nitride PVD process, wherein said semiconductor substrate is substantially contained within a plane, and wherein the titanium nitride PVD process causes titanium nitride to impact upon said first refractory metal nitride layer at an angle that is substantially orthogonal to the plane of said semiconductor substrate.
Claim 8
Dependent Claim
81 words
A method of forming a semiconductor structure according to claim 1, wherein forming the metallization layer to substantially fill said recess comprises: depositing an aluminum alloy composition to substantially cover said recess; and applying for a duration in a range from about 1 second to about 500 seconds at least one of: a pressure in the range of from about 450 atmospheres to about 1,050 atmospheres; and a temperature in a range of from about 100° C. to about 700° C.
Claim 9
Dependent Claim
28 words
A method of forming a semiconductor structure according to claim 1, wherein said recess has a height-to-width aspect ratio in the range from about 6:1 to about 10:1.
Claim 10
Dependent Claim
40 words
A method of forming a semiconductor structure according to claim 1, wherein the recess has an opening at a top surface of the dielectric layer, and wherein the opening has a width less than or equal to about 0.35 microns.
Claim 11
Dependent Claim
47 words
A method of forming a semiconductor structure according to claim 1, wherein the dielectric layer has a top surface above said recess, and wherein the recess comprises: a contact hole extending from the exposed portion of said semiconductor substrate to the top surface of said dielectric layer.
Claim 12
Dependent Claim
86 words
A method of forming a semiconductor structure according to claim 1, wherein the dielectric layer has a top surface above said recess, and wherein the recess comprises: a contact hole extending from the exposed portion of said semiconductor substrate to terminate at a contact hole opening below the top surface of the dielectric layer; and an elongated trench extending from a trench opening at the top surface of said dielectric layer to terminate at the contact hole opening below the top surface of the dielectric layer.
Claim 13
Dependent Claim
49 words
A method of forming a semiconductor structure according to claim 11, wherein the trench opening has a width that is wider than that of contact hole opening, and wherein the trench has a length substantially parallel to the semiconductor substrate that exceeds the width of the contact hole opening.
Claim 14
Dependent Claim
53 words
A method of forming a semiconductor structure according to claim 11, wherein the trench opening has a width that is less than or equal to that of the contact hole opening, and wherein the trench has a length substantially parallel to the semiconductor substrate that exceeds the width of the contact hole opening.
Claim 15
Independent Claim
284 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed portion of said semiconductor substrate and a sidewall on said dielectric layer, wherein said recess has a height-to-width aspect ratio in the range from about 6:1 to about 10:1; forming a refractory metal layer within the recess upon the sidewall of the dielectric layer and the exposed portion of said semiconductor substrate by a titanium CVD process; forming a first refractory metal nitride layer within the recess upon said refractory metal layer by a titanium nitride CVD process using TMEDT; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer, wherein said refractory metal silicide structure is titanium silicide; forming a second refractory metal nitride layer within the recess upon said first refractory metal nitride layer within said recess by a titanium nitride PVD process, wherein said semiconductor substrate is substantially contained within a plane, and wherein the titanium nitride PVD process directs titanium nitride towards the first refractory metal nitride layer at an angle that is substantially orthogonal to the plane of said semiconductor substrate; and forming a metallization layer to substantially fill said recess by depositing an aluminum alloy composition to substantially cover said recess and applying for a duration in a range from about 1 second to about 500 seconds at least one of: a pressure in the range of from about 450 atmospheres to about 1,050 atmospheres; and a temperature in a range of from about 100° C. to about 700° C.
Claim 16
Independent Claim
284 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed portion of said semiconductor substrate and a sidewall on said dielectric layer, wherein said recess has a height-to-width aspect ratio in the range from about 6:1 to about 10:1; forming a refractory metal layer within the recess upon the sidewall of the dielectric layer and the exposed portion of said semiconductor substrate by a titanium CVD process; forming a first refractory metal nitride layer within the recess upon said refractory metal layer by a titanium nitride CVD process using TMEDT; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer, wherein said refractory metal silicide structure is titanium silicide; forming a second refractory metal nitride layer within the recess upon said first refractory metal nitride layer within said recess by a titanium nitride PVD process, wherein said semiconductor substrate is substantially contained within a plane, and wherein the titanium nitride PVD process directs titanium nitride towards the first refractory metal nitride layer at an angle that is substantially orthogonal to the plane of said semiconductor substrate; and forming a metallization layer to substantially fill said recess by depositing an aluminum alloy composition to substantially cover said recess and applying for a duration in a range from about 1 second to about 500 seconds at least one of: a pressure in the range of from about 450 atmospheres to about 1,050 atmospheres; and a temperature in a range of from about 100° C. to about 700° C.
Claim 17
Dependent Claim
47 words
A method of forming a semiconductor structure according to claim 14, wherein the dielectric layer has a top surface above said recess, and wherein the recess comprises: a contact hole extending from the exposed portion of said semiconductor substrate to the top surface of said dielectric layer.
Claim 18
Dependent Claim
86 words
A method of forming a semiconductor structure according to claim 14, wherein the dielectric layer has a top surface above said recess, and wherein the recess comprises: a contact hole extending from the exposed portion of said semiconductor substrate to terminate at a contact hole opening below the top surface of the dielectric layer; and an elongated trench extending from a trench opening at the top surface of said dielectric layer to terminate at the contact hole opening below the top surface of the dielectric layer.
Claim 19
Dependent Claim
49 words
A method of forming a semiconductor structure according to claim 16, wherein the trench opening has a width that is wider than that of contact hole opening, and wherein the trench has a length substantially parallel to the semiconductor substrate that exceeds the width of the contact hole opening.
Claim 20
Dependent Claim
53 words
A method of forming a semiconductor structure according to claim 16, wherein the trench opening has a width that is less than or equal to that of the contact hole opening, and wherein the trench has a length substantially parallel to the semiconductor substrate that exceeds the width of the contact hole opening.
Claim 21
Independent Claim
253 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed portion of said semiconductor substrate and a sidewall on said dielectric layer; performing a precleaning operation by subjecting said semiconductor substrate to an HF composition; performing a first degassing operation by subjecting said semiconductor substrate to a vacuum; forming a refractory metal layer within the recess upon the sidewall of the dielectric layer and the exposed portion of said semiconductor substrate by a titanium CVD process; forming a first refractory metal nitride layer within the recess upon said refractory metal layer by a titanium nitride CVD process; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer, wherein said refractory metal silicide structure is titanium silicide; performing a second degassing operation by subjecting said semiconductor substrate to a vacuum; forming a second refractory metal nitride layer within the recess upon said first refractory metal nitride layer within said recess by a titanium nitride PVD process, wherein said semiconductor substrate is substantially contained within a plane, and wherein the titanium nitride PVD process directs titanium nitride towards the first refractory metal nitride layer at an angle that is substantially orthogonal to the plane of said semiconductor substrate; and forming a metallization layer to substantially fill said recess by increasing at least one of temperature and pressure.
Claim 22
Independent Claim
253 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed portion of said semiconductor substrate and a sidewall on said dielectric layer; performing a precleaning operation by subjecting said semiconductor substrate to an HF composition; performing a first degassing operation by subjecting said semiconductor substrate to a vacuum; forming a refractory metal layer within the recess upon the sidewall of the dielectric layer and the exposed portion of said semiconductor substrate by a titanium CVD process; forming a first refractory metal nitride layer within the recess upon said refractory metal layer by a titanium nitride CVD process; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer, wherein said refractory metal silicide structure is titanium silicide; performing a second degassing operation by subjecting said semiconductor substrate to a vacuum; forming a second refractory metal nitride layer within the recess upon said first refractory metal nitride layer within said recess by a titanium nitride PVD process, wherein said semiconductor substrate is substantially contained within a plane, and wherein the titanium nitride PVD process directs titanium nitride towards the first refractory metal nitride layer at an angle that is substantially orthogonal to the plane of said semiconductor substrate; and forming a metallization layer to substantially fill said recess by increasing at least one of temperature and pressure.
Claim 23
Dependent Claim
94 words
A method of forming a semiconductor structure according to claim 19, wherein the precleaning operation is conducted at about a 100:1 aqueous HF dip for about one half minute, wherein the second refractory metal nitride layer is a titanium nitride layer having thickness in a range of from about 100 Å to about 500 Å, and wherein heat treating said semiconductor substrate is an RTP annealing process that is conducted using a temperature range from about 100° C. to about 660° C. for a time period from about 10 seconds to about 60 seconds.
Claim 24
Dependent Claim
84 words
A method of forming a semiconductor structure according to claim 19, wherein said forming a metallization layer to substantially fill said recess comprises: depositing an aluminum or aluminum alloy composition to substantially cover said recess by applying for a duration in a range from about 1 second to about 500 seconds at least one of: a pressure in the range of from about 450 atmospheres to about 1,050 atmospheres; and a temperature in a range of from about 100° C. to about 700° C.
Claim 25
Dependent Claim
81 words
A method of forming a semiconductor structure according to claim 21, wherein forming said titanium nitride CVD process uses TDMAT, and wherein the titanium nitride PVD process forms titanium nitride having a thickness in a range from about 1,500 Å to about 2,500 Å, and wherein depositing said aluminum or aluminum alloy composition to substantially cover said recess forms a layer of aluminum or aluminum alloy composition having a thickness in a range from about 1.0 micrometers to about 2.0 micrometers.
Claim 26
Dependent Claim
109 words
A method of forming a semiconductor structure according to claim 21, wherein forming said first refractory metal nitride layer is conducted by a titanium nitride CVD process using TDMAT and forms a titanium nitride layer in the thickness range of from about 100 Å to about 500 Å, and wherein the titanium nitride PVD process forms titanium nitride having a thickness in a range from about 1,000 Å to about 2,000 Å, and wherein depositing said aluminum or aluminum alloy composition to substantially cover said recess forms a layer of aluminum or aluminum alloy composition having a thickness in a range from about 0.5 micrometers to about 1.7 micrometers.
Claim 27
Dependent Claim
141 words
A method of forming a semiconductor structure according to claim 21, wherein forming said refractory metal layer is conducted by a titanium CVD process to form a titanium layer having a thickness in a range from about 100 Å to about 500 Å, wherein forming said first refractory metal nitride layer is conducted by a titanium nitride CVD process using TMEDT to form a titanium nitride layer having a thickness in a range from about 100 Å to about 500 Å, wherein the titanium nitride PVD process forms titanium nitride having a thickness in a range from about 1,000 Å to about 2,000 Å, and wherein depositing said aluminum or aluminum alloy composition to substantially cover said recess forms a layer of aluminum or aluminum alloy composition having a thickness in a range from about 0.5 micrometers to about 2.0 micrometers.
Claim 28
Independent Claim
146 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed a portion of said semiconductor substrate and a sidewall on said dielectric layer; forming a refractory metal layer within the recess upon the sidewall of the dielectric layer and the exposed portion of said semiconductor substrate; forming a refractory metal nitride layer within the recess upon said refractory metal layer by a titanium nitride CVD process using TMEDT; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer; treating said semiconductor substrate with NH 3 to substantially replace interstitial impurities in said refractory metal nitride layer with nitrogen; and forming a metallization layer to substantially fill said recess.
Claim 29
Independent Claim
146 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed a portion of said semiconductor substrate and a sidewall on said dielectric layer; forming a refractory metal layer within the recess upon the sidewall of the dielectric layer and the exposed portion of said semiconductor substrate; forming a refractory metal nitride layer within the recess upon said refractory metal layer by a titanium nitride CVD process using TMEDT; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer; treating said semiconductor substrate with NH 3 to substantially replace interstitial impurities in said refractory metal nitride layer with nitrogen; and forming a metallization layer to substantially fill said recess.
Claim 30
Dependent Claim
23 words
A method of forming a semiconductor structure according to claim 25, wherein forming said refractory metal layer is conducted by a CVD process.
Claim 31
Dependent Claim
24 words
A method of forming a semiconductor structure according to claim 25, wherein forming said refractory metal layer is conducted by a titanium CVD process.
Claim 32
Dependent Claim
31 words
A method of forming a semiconductor structure according to claim 27, wherein forming a metallization layer to substantially fill said recess further comprises increasing at least one of temperature and pressure.
Claim 33
Dependent Claim
20 words
A method of forming a semiconductor structure according to claim 25, wherein said heat treating is conducted by RTP annealing.
Claim 34
Dependent Claim
40 words
A method of forming a semiconductor structure according to claim 25, wherein treating said semiconductor substrate with NH 3 is conducted while heating said semiconductor substrate at a temperature in the range from about 100° C. to about 500° C.
Claim 35
Dependent Claim
84 words
A method of forming a semiconductor structure according to claim 25, wherein said forming a metallization layer to substantially fill said recess comprises: depositing an aluminum or aluminum alloy composition to substantially cover said recess by applying for a duration in a range from about 1 second to about 500 seconds at least one of: a pressure in the range of from about 450 atmospheres to about 1,050 atmospheres; and a temperature in a range of from about 100° C. to about 700° C.
Claim 36
Dependent Claim
118 words
A method of forming a semiconductor structure according to claim 25, wherein: forming said refractory metal layer is conducted by a titanium CVD process to form a titanium layer having a thickness in a range from about 100 Å to about 500 Å, forming said refractory metal nitride layer forms a titanium nitride layer having a thickness in a range from about 100 Å to about 500 Å, treating said semiconductor substrate with NH 3 is conducted while heating said semiconductor substrate at a temperature greater than about 300° C., and said metallization layer is substantially composed of an aluminum or aluminum alloy composition having a thickness in a range from about 0.5 micrometers to about 2.0 micrometers.
Claim 37
Dependent Claim
28 words
A method of forming a semiconductor structure according to claim 25, wherein said recess has a height-to-width aspect ratio in the range from about 6:1 to about 10:1.
Claim 38
Dependent Claim
40 words
A method of forming a semiconductor structure according to claim 25, wherein the recess has an opening at a top surface of the dielectric layer, and wherein the opening has a width less than or equal to about 0.35 microns.
Claim 39
Dependent Claim
47 words
A method of forming a semiconductor structure according to claim 25, wherein the dielectric layer has a top surface above said recess, and wherein the recess comprises: a contact hole extending from the exposed portion of said semiconductor substrate to the top surface of said dielectric layer.
Claim 40
Dependent Claim
86 words
A method of forming a semiconductor structure according to claim 25, wherein the dielectric layer has a top surface above said recess, and wherein the recess comprises: a contact hole extending from the exposed portion of said semiconductor substrate to terminate at a contact hole opening below the top surface of the dielectric layer; and an elongated trench extending from a trench opening at the top surface of said dielectric layer to terminate at the contact hole opening below the top surface of the dielectric layer.
Claim 41
Dependent Claim
49 words
A method of forming a semiconductor structure according to claim 36, wherein the trench opening has a width that is wider than that of contact hole opening, and wherein the trench has a length substantially parallel to the semiconductor substrate that exceeds the width of the contact hole opening.
Claim 42
Dependent Claim
53 words
A method of forming a semiconductor structure according to claim 36, wherein the trench opening has a width that is less than or equal to that of the contact hole opening, and wherein the trench has a length substantially parallel to the semiconductor substrate that exceeds the width of the contact hole opening.
Claim 43
Independent Claim
294 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed a portion of said semiconductor substrate and a sidewall on said dielectric layer, wherein said recess has a height-to-width aspect ratio in the range from about 6:1 to about 10:1; forming a refractory metal layer by a titanium CVD process, said refractory metal layer having a thickness in a range from about 100 Å to about 500 Å within the recess upon the sidewall of the dielectric layer and upon the exposed portion of said semiconductor substrate; forming a refractory metal nitride layer having a thickness in a range from about 100 Å to about 500 Å within the recess upon said refractory metal layer by a titanium nitride CVD process using TMEDT; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer; treating said semiconductor substrate with NH 3 while heating said semiconductor substrate at a temperature in the range from about 100° C. to about 500° C. to substantially replace interstitial impurities in said refractory metal nitride layer with nitrogen; and forming a metallization layer to substantially fill said recess by depositing an aluminum alloy composition having a thickness in a range from about 0.5 micrometers to about 2.0 micrometers to substantially cover said recess and applying for a duration in a range from about 1 second to about 500 seconds at least one of: a pressure in the range of from about 450 atmospheres to about 1,050 atmospheres; and a temperature in a range of from about 100° C. to about 700° C.
Claim 44
Independent Claim
294 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed a portion of said semiconductor substrate and a sidewall on said dielectric layer, wherein said recess has a height-to-width aspect ratio in the range from about 6:1 to about 10:1; forming a refractory metal layer by a titanium CVD process, said refractory metal layer having a thickness in a range from about 100 Å to about 500 Å within the recess upon the sidewall of the dielectric layer and upon the exposed portion of said semiconductor substrate; forming a refractory metal nitride layer having a thickness in a range from about 100 Å to about 500 Å within the recess upon said refractory metal layer by a titanium nitride CVD process using TMEDT; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer; treating said semiconductor substrate with NH 3 while heating said semiconductor substrate at a temperature in the range from about 100° C. to about 500° C. to substantially replace interstitial impurities in said refractory metal nitride layer with nitrogen; and forming a metallization layer to substantially fill said recess by depositing an aluminum alloy composition having a thickness in a range from about 0.5 micrometers to about 2.0 micrometers to substantially cover said recess and applying for a duration in a range from about 1 second to about 500 seconds at least one of: a pressure in the range of from about 450 atmospheres to about 1,050 atmospheres; and a temperature in a range of from about 100° C. to about 700° C.
Claim 45
Dependent Claim
40 words
A method of forming a semiconductor structure according to claim 39, wherein the recess has an opening at a top surface of the dielectric layer, and wherein the opening has a width less than or equal to about 0.35 microns.
Claim 46
Dependent Claim
47 words
A method of forming a semiconductor structure according to claim 39, wherein the dielectric layer has a top surface above said recess, and wherein the recess comprises: a contact hole extending from the exposed portion of said semiconductor substrate to the top surface of said dielectric layer.
Claim 47
Dependent Claim
86 words
A method of forming a semiconductor structure according to claim 39, wherein the dielectric layer has a top surface above said recess, and wherein the recess comprises: a contact hole extending from the exposed portion of said semiconductor substrate to terminate at a contact hole opening below the top surface of the dielectric layer; and an elongated trench extending from a trench opening at the top surface of said dielectric layer to terminate at the contact hole opening below the top surface of the dielectric layer.
Claim 48
Dependent Claim
49 words
A method of forming a semiconductor structure according to claim 42, wherein the trench opening has a width that is wider than that of contact hole opening, and wherein the trench has a length substantially parallel to the semiconductor substrate that exceeds the width of the contact hole opening.
Claim 49
Dependent Claim
53 words
A method of forming a semiconductor structure according to claim 42, wherein the trench opening has a width that is less than or equal to that of the contact hole opening, and wherein the trench has a length substantially parallel to the semiconductor substrate that exceeds the width of the contact hole opening.
Claim 50
Independent Claim
185 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed portion of said semiconductor substrate and a sidewall on said dielectric layer; performing a precleaning operation by subjecting said semiconductor substrate to an HF composition; performing a first degassing operation by subjecting said semiconductor substrate to a vacuum; forming a refractory metal layer within the recess upon the sidewall of the dielectric layer and the exposed portion of said semiconductor substrate by a titanium CVD process; forming a refractory metal nitride layer within the recess upon said refractory metal layer by a titanium nitride CVD process using TMEDT; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer, wherein said refractory metal silicide structure is titanium silicide; treating said semiconductor substrate with NH 3 to substantially replace interstitial impurities in said refractory metal nitride layer with nitrogen; and forming a metallization layer to substantially fill said recess.
Claim 51
Independent Claim
185 words
A method of forming a semiconductor structure comprising: forming a dielectric layer upon a semiconductor substrate; forming a recess in said dielectric layer defined by an exposed portion of said semiconductor substrate and a sidewall on said dielectric layer; performing a precleaning operation by subjecting said semiconductor substrate to an HF composition; performing a first degassing operation by subjecting said semiconductor substrate to a vacuum; forming a refractory metal layer within the recess upon the sidewall of the dielectric layer and the exposed portion of said semiconductor substrate by a titanium CVD process; forming a refractory metal nitride layer within the recess upon said refractory metal layer by a titanium nitride CVD process using TMEDT; heat treating said semiconductor substrate to form a refractory metal silicide structure within the recess at an interface of the exposed portion of said semiconductor substrate and the refractory metal layer, wherein said refractory metal silicide structure is titanium silicide; treating said semiconductor substrate with NH 3 to substantially replace interstitial impurities in said refractory metal nitride layer with nitrogen; and forming a metallization layer to substantially fill said recess.
Claim 52
Dependent Claim
113 words
A method of forming a semiconductor structure according to claim 45, wherein said precleaning is conducted at about a 100:1 aqueous HF dip, wherein said refractory metal layer has a thickness in a range from about 100 Å to about 300 Å, wherein said titanium nitride layer has a thickness in a range from about 100 Å to about 500 Å, wherein said heat treating is conducted in a temperature range from about 100° C. to about 660° C. for a duration from about 10 seconds to about 60 seconds, and wherein treating said semiconductor substrate with NH 3 is conducted at a temperature range from about 100° C. to about 500° C.
Claim 53
Dependent Claim
105 words
A method of forming a semiconductor structure according to claim 45, wherein forming said metallization layer to substantially fill said recess comprises: depositing an aluminum or aluminum alloy composition to substantially cover said recess at a deposition energy in the range of from about 0.5 to about 5 kW and a deposition temperature range from about 400° C. to about 600° C.; and applying for duration from about 1 second to about 500 seconds at least one of: a pressure in a range from about 450 atmospheres to about 1,050 atmospheres; and a temperature in a range from about 100° C. to about 700° C.
Claim 54
Dependent Claim
100 words
A method of forming a semiconductor structure according to claim 45, wherein said CVD titanium nitride process forms a layer of titanium nitride having a thickness in a range from about 100 Å to about 500 Å, wherein treating said semiconductor substrate with NH 3 is conducted in a temperature range from about 200° C. to about 400° C., and wherein forming the metallization layer to substantially fill said recess comprises depositing an aluminum or aluminum alloy composition in a layer having a thickness in a range from about 1.0 micrometers to about 2.0 micrometers to substantially cover said recess.
Claim 55
Dependent Claim
110 words
A method of forming a semiconductor structure according to claim 45, wherein forming said metallization layer to substantially fill said recess comprises: depositing an aluminum or aluminum alloy composition at a deposition energy in the range of from about 5 to about 20 kW and a deposition temperature in the range of from about 450° C. to about 650° C., to substantially cover said recess; and applying for a time of about 1 second to about 500 seconds at least one of: a pressure in the range of from about 450 atmospheres to about 1,050 atmospheres; and a temperature in a range from about 100° C. to about 700° C.
Claim 56
Dependent Claim
95 words
A method of forming a semiconductor structure according to claim 49, wherein forming said first refractory metal nitride layer forms a titanium nitride layer having a thickness range from about 100 Å to about 500 Å, wherein said treating said semiconductor structure with NH 3 , is conducted in a temperature range of from about 200° C. to about 400° C., and wherein said depositing an aluminum or aluminum alloy composition to substantially cover said recess is conducted by forming a layer in the thickness range of from about 1.0 micrometers to about 2.0 micrometers.
References Cited (Backward Citations)
JPS63111666A
Cited
US5312772A
Cited
US5381046A
Cited
US5282018A
Cited
US5242860A
Cited
US5371042A
Cited
JPH0645281A
Cited
US5858877A
Cited
US5420072A
Cited
US5654235A
Cited
US5847459A
Cited
US5604156A
Cited
US5747384A
Cited
US5691571A
Cited
US5545592A
Cited
US5484747A
Cited
US5723362A
Cited
US5843837A
Cited
US5780356A
Cited
US5725739A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-05-02 | 2003-11-01 | 2004-05-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-05-02 | 2007-11-01 | 2008-05-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-05-02 | 2011-11-01 | 2012-05-02 | $7700.00 | Window Closed / Lapsed |