Patent US6056864A successfully refreshed from Google Patents.
US6056864A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electropolishing copper film to enhance CMP throughput
Assignee: Advanced Micro Devices Inc
•
Filing: 1998-10-13
•
Granted: 2000-05-02
•
Expires: 2018-10-13
Abstract
Abstract In-laid metal, e.g., copper or copper alloy, contacts and conductive routing patterns are formed in recesses in the surface of a substrate by a damascene-type process, comprising depositing a layer of an electrically conductive material filling the recesses and covering the substrate surface, reducing the thickness of the layer by a process providing a faster rate of layer removal than that obtained by chemical-mechanical polishing (CMP), and subjecting the remaining layer thickness to CMP processing to (a) substantially remove the remaining layer thickness and (b) render the exposed upper surface of the material filling the recesses substantially coplanar with the substrate surface, whereby increased manufacturing throughput, greater planarity, and reduced defects are obtained.
Inventors
- 👤 Robin W. Cheung
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 22:47
CPC Classifications
C; C25; C25D; C25D5/00; C25D5/48; C25D5/52; H; H10; H10P; H10P52/00; H10P52/40; H10P52/403; H10P95/00; H10P95/04; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/062
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
189 words
A method of forming a layer of an electrically conductive material filling at least one recessed area formed in a substrate surface and having an exposed upper surface substantially coplanar with said substrate surface, the method comprising the sequential steps of: (a) providing a substrate having a surface comprising at least one recessed area and at least one non-recessed area; (b) depositing a layer of an electrically conductive material over said surface, said layer overfilling the at least one recessed area and covering the at least one non-recessed area to a first thickness; (c) reducing the first thickness of said layer to a second thickness by a wet process having a faster rate of layer removal than chemical-mechanical polishing (CMP); (d) chemical-mechanical polishing the remaining second thickness of said layer to substantially remove the portions thereof covering the at least one non-recessed area of the substrate surface and render the exposed upper surface of the portion filling the at least one recess substantially coplanar with the substrate surface, whereby increased manufacturing throughput, increased uniformity, and reduced defects are obtained as compared to removing the entire layer thickness by CMP.
Claim 2
Independent Claim
189 words
A method of forming a layer of an electrically conductive material filling at least one recessed area formed in a substrate surface and having an exposed upper surface substantially coplanar with said substrate surface, the method comprising the sequential steps of: (a) providing a substrate having a surface comprising at least one recessed area and at least one non-recessed area; (b) depositing a layer of an electrically conductive material over said surface, said layer overfilling the at least one recessed area and covering the at least one non-recessed area to a first thickness; (c) reducing the first thickness of said layer to a second thickness by a wet process having a faster rate of layer removal than chemical-mechanical polishing (CMP); (d) chemical-mechanical polishing the remaining second thickness of said layer to substantially remove the portions thereof covering the at least one non-recessed area of the substrate surface and render the exposed upper surface of the portion filling the at least one recess substantially coplanar with the substrate surface, whereby increased manufacturing throughput, increased uniformity, and reduced defects are obtained as compared to removing the entire layer thickness by CMP.
Claim 3
Dependent Claim
21 words
The method as in claim 1, wherein said substrate surface comprises a plurality of spaced apart recessed areas and non-recessed areas.
Claim 4
Dependent Claim
48 words
The method as in claim 2, wherein the substrate comprises a semiconductor having a dielectric layer thereon and comprising said surface, and said plurality of recesses formed in said surface comprise electrical contact areas to and/or interconnection routing of at least one active device region of said semiconductor.
Claim 5
Dependent Claim
29 words
The method as in claim 3, wherein the layer of electrically conductive material comprises a metal selected from the group consisting of copper, aluminum, gold, silver, and alloys thereof.
Claim 6
Dependent Claim
15 words
The method as in claim 4, wherein the metal is copper or an alloy thereof.
Claim 7
Dependent Claim
15 words
The method as in claim 5, wherein the depositing step (b) comprises depositing by electroplating.
Claim 8
Dependent Claim
19 words
The method as in claim 5, wherein the depositing step (b) comprises depositing by metal-organic chemical vapor deposition (MOCVD).
Claim 9
Dependent Claim
36 words
The method as in claim 5, wherein the depositing step (b) comprises depositing said copper or copper alloy layer over the non-recessed areas to a first thickness of from about 0.5 u to about 1.5 u.
Claim 10
Dependent Claim
36 words
The method as in claim 8, wherein the reducing step (c) comprises reducing the first thickness of the copper or copper alloy layer covering the non-recessed areas to a second thickness less than about 5,000 angstroms.
Claim 11
Dependent Claim
27 words
The method as in claim 5, wherein the reducing step (c) comprises reducing the first thickness to the second thickness by wet chemical etching or electrolytic etching.
Claim 12
Dependent Claim
15 words
The method as in claim 10, wherein the reducing step (c) comprises wet chemical etching.
Claim 13
Dependent Claim
14 words
The method as in claim 10, wherein the reducing step (c) comprises electrolytic etching.
Claim 14
Dependent Claim
20 words
The method as in claim 12, wherein the reducing step (c) comprises electrolytic etching in an orthophosphoric acid-containing electrolyte bath.
Claim 15
Dependent Claim
17 words
The method as in claim 5, wherein step (d) comprises chemical-mechanical polishing (CMP) with an alumina-based slurry.
Claim 16
Independent Claim
135 words
A method of manufacturing a semiconductor device, the method comprising the sequential steps of: providing a substrate comprising a semiconductor having thereon a dielectric layer with a surface comprising at least one recessed area and at least one non-recessed area; electrodepositing a layer of copper or copper alloy over said surface to a first thickness, said layer overfilling the at least one recessed area and covering the at least one non-recessed area; electrolytically reducing the first thickness of said layer to a second thickness; and chemical-mechanical polishing (CMP) the remaining second thickness of said layer to (a) substantially remove the portions thereof covering the at least one non-recessed area of the substrate surface and (b) render the exposed upper surface of the portion filling the at least one recess substantially coplanar with the substrate surface.
Claim 17
Independent Claim
135 words
A method of manufacturing a semiconductor device, the method comprising the sequential steps of: providing a substrate comprising a semiconductor having thereon a dielectric layer with a surface comprising at least one recessed area and at least one non-recessed area; electrodepositing a layer of copper or copper alloy over said surface to a first thickness, said layer overfilling the at least one recessed area and covering the at least one non-recessed area; electrolytically reducing the first thickness of said layer to a second thickness; and chemical-mechanical polishing (CMP) the remaining second thickness of said layer to (a) substantially remove the portions thereof covering the at least one non-recessed area of the substrate surface and (b) render the exposed upper surface of the portion filling the at least one recess substantially coplanar with the substrate surface.
Claim 18
Dependent Claim
45 words
The method as in claim 15, wherein the surface of said dielectric layer comprises a plurality of spaced apart recesses formed therein, said plurality of recesses serving as electrical contact areas to or interconnection routing of at least one active device region of said substrate.
Claim 19
Dependent Claim
58 words
The method as in claim 16, wherein the electrodepositing step comprises depositing said copper or copper alloy layer over the non-recessed areas to a first thickness of from about 0.5 u to about 1.5 u and the electrolytically reducing step comprises reducing the deposited copper or copper alloy layer to a second thickness less than about 5,000 angstroms.
References Cited (Backward Citations)
US4944836A
Cited
SU1723209A1
Cited
US5091339A
Cited
US5173442A
Cited
US5219787A
Cited
US5354712A
Cited
US5955178A
Cited
US5736457A
Cited
US5691571A
Cited
US5811917A
Cited
US5723387A
Cited
US5899738A
Cited
US5981879A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-05-02 | 2003-11-01 | 2004-05-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-05-02 | 2007-11-01 | 2008-05-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-05-02 | 2011-11-01 | 2012-05-02 | $7700.00 | Window Closed / Lapsed |