Patent US6030868A successfully refreshed from Google Patents.
US6030868A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Elimination of oxynitride (ONO) etch residue and polysilicon stringers through isolation of floating gates on adjacent bitlines by polysilicon oxidation
Assignee: Reckitt Benckiser LLC
•
Filing: 1998-03-03
•
Granted: 2000-02-29
•
Expires: 2018-03-03
Abstract
Abstract A method for fabricating a first memory cell and a second memory cell having floating gates electrically isolated from each other. A first polysilicon (poly I) layer is formed on an oxide coated substrate, portions of the poly I layer to serve as future floating gates for the first and second memory cells. An interpoly dielectric layer is formed over the poly I layer. At least a portion of the interpoly dielectric layer is etched to expose at least a portion of the poly I layer so as to pattern the floating gates on either side of the exposed portion of the poly I layer. The exposed portion of the poly I layer is transformed into an insulator via thermal oxidation such that the insulator electrically isolates a floating gate of the first memory cell from a floating gate of the second memory cell. A second polysilicon (poly II) layer is formed substantially free of abrupt changes in step height.
Inventors
- 👤 Kathleen R. Early
- 👤 Michael K. Templeton
- 👤 Nicholas H. Tripsas
- 👤 Maria C. Chan
- 👤 Mark T. Ramsbey
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 09:36
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/30; H10B69/00
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
145 words
A method for fabricating a first memory cell and a second memory cell having floating gates electrically isolated from each other, comprising the steps of: forming a first polysilicon (poly I) layer on an oxide coated substrate, portions of the poly I layer to serve as future floating gates for the first and second memory cells; forming an interpoly dielectric layer over the poly I layer; etching at least a portion of the interpoly dielectric layer to expose at least a portion of the poly I layer so as to pattern the floating gates on either side of the exposed portion of the poly I layer; and transforming the exposed portion of the poly I layer into an insulator via thermal oxidation such that the insulator electrically isolates a floating gate of the first memory cell from a floating gate of the second memory cell.
Claim 2
Independent Claim
145 words
A method for fabricating a first memory cell and a second memory cell having floating gates electrically isolated from each other, comprising the steps of: forming a first polysilicon (poly I) layer on an oxide coated substrate, portions of the poly I layer to serve as future floating gates for the first and second memory cells; forming an interpoly dielectric layer over the poly I layer; etching at least a portion of the interpoly dielectric layer to expose at least a portion of the poly I layer so as to pattern the floating gates on either side of the exposed portion of the poly I layer; and transforming the exposed portion of the poly I layer into an insulator via thermal oxidation such that the insulator electrically isolates a floating gate of the first memory cell from a floating gate of the second memory cell.
Claim 3
Dependent Claim
24 words
The method of claim 1 further including a step of forming a second polysilicon (poly II) layer free of abrupt changes in step height.
Claim 4
Dependent Claim
38 words
The method of claim 1 wherein the step of transforming the exposed portion of the poly I layer into an insulator includes a step of transforming an unmasked portion of the poly I layer into SiO x (4≧x≧1).
Claim 5
Dependent Claim
24 words
The method of claim 1 further including a step of partially etching the exposed portion of the poly I layer prior to thermal oxidation.
Claim 6
Dependent Claim
45 words
The method of claim 4 wherein the partial etching of the exposed portion of the poly I layer compensates for at least one of lateral and vertical spreading of an oxidized poly I layer portion as compared to a thickness of the poly I layer.
Claim 7
Dependent Claim
33 words
The method of claim 1, wherein a top surface of an unetched interpoly dielectric layer and a top surface of the insulator form a surface layer free of abrupt changes in step height.
Claim 8
Dependent Claim
19 words
The method of claim 6, further including a step of applying a control gate layer over the surface layer.
Claim 9
Dependent Claim
15 words
The method of claim 6, wherein the interpoly dielectric layer is an oxide-nitride-oxide (ONO) layer.
Claim 10
Dependent Claim
28 words
The method of claim 7, further including a step of masking a portion of the control gate layer and etching an unmasked portion of the control gate layer.
Claim 11
Dependent Claim
17 words
The method of claim 9, further including a step of etching portions of the interpoly dielectric layer.
Claim 12
Dependent Claim
11 words
The method of claim 10, wherein an exposed insulator is etched.
Claim 13
Dependent Claim
28 words
The method of claim 10, further including the step of etching exposed poly I portions so as to define the first memory cell and the second memory cell.
Claim 14
Independent Claim
159 words
A method for fabricating a first memory cell and a second memory cell having floating gates electrically isolated from each other, comprising the steps of: forming a first polysilicon (poly I) layer on an oxide coated substrate, portions of the poly I layer to serve as future floating gates for the first and second memory cells; forming an interpoly dielectric layer over the poly I layer; etching at least a portion of the interpoly dielectric layer to expose at least a portion of the poly I layer so as to pattern the floating gates on either side of the exposed portion of the poly I layer; transforming the exposed portion of the poly I layer into an insulator via thermal oxidation such that the insulator electrically isolates a floating gate of the first memory cell from a floating gate of the second memory cell; and forming a second polysilicon (poly II) layer free of abrupt changes in step height.
Claim 15
Independent Claim
159 words
A method for fabricating a first memory cell and a second memory cell having floating gates electrically isolated from each other, comprising the steps of: forming a first polysilicon (poly I) layer on an oxide coated substrate, portions of the poly I layer to serve as future floating gates for the first and second memory cells; forming an interpoly dielectric layer over the poly I layer; etching at least a portion of the interpoly dielectric layer to expose at least a portion of the poly I layer so as to pattern the floating gates on either side of the exposed portion of the poly I layer; transforming the exposed portion of the poly I layer into an insulator via thermal oxidation such that the insulator electrically isolates a floating gate of the first memory cell from a floating gate of the second memory cell; and forming a second polysilicon (poly II) layer free of abrupt changes in step height.
References Cited (Backward Citations)
US3897274A
Cited
US4105805A
Cited
US4104090A
Cited
US4814285A
Cited
US4923715A
Cited
US5668034A
Cited
US5661068A
Cited
US5679475A
Cited
US5346842A
Cited
US5378648A
Cited
US5316959A
Cited
US5342801A
Cited
US5427967A
Cited
US5461001A
Cited
US5682052A
Cited
US5436175A
Cited
US5468657A
Cited
US5686342A
Cited
US5589407A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-02-28 | 2003-08-30 | 2004-02-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-02-28 | 2007-08-30 | 2008-02-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-02-28 | 2011-08-30 | 2012-02-29 | $7700.00 | Window Closed / Lapsed |