US6020759A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic array device with random access memory configurable as product terms
Assignee: Altera Corp
•
Filing: 1998-03-03
•
Granted: 2000-02-01
•
Expires: 2018-03-03
Abstract
Abstract A look-up-table-based programmable logic device is provided with memory circuitry which can be operated either as random access memory ("RAM") or to perform product term ("p-term") logic. Each individual row of the memory is separately addressable for writing data to the memory or, in RAM mode, for reading data from the memory. Alternatively, multiple rows of the memory are addressable in parallel to read p-terms from the memory. The memory circuitry of the invention is particularly useful as an addition to look-up-table-type programmable logic devices because the p-term capability of the memory circuitry provides an efficient way to perform wide fan-in logic functions which would otherwise require trees of multiple look-up tables.
Inventors
- 👤 Francis B. Heile
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 23:24
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17748; H03K19/1776; H03K19/17724; H03K19/17728; H03K19/17704
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
72 words
A programmable logic device comprising: a plurality of look-up tables, each of the look-up tables capable of being programmed to implement a selected logic function; a block of random access memory; circuitry to selectively configure the random access memory for use as memory or logic to perform p-term-type logic functions; and interconnect circuits configured to selectively couple the look-up tables and the block of random access memory on the programmable logic device.
Claim 2
Dependent Claim
72 words
A programmable logic device comprising: a plurality of look-up tables, each of the look-up tables capable of being programmed to implement a selected logic function; a block of random access memory; circuitry to selectively configure the random access memory for use as memory or logic to perform p-term-type logic functions; and interconnect circuits configured to selectively couple the look-up tables and the block of random access memory on the programmable logic device.
Claim 3
Dependent Claim
26 words
The programmable logic device of claim 1 wherein said circuitry includes a p-term enable circuit which configures the random access memory to perform p-term-type logic functions.
Claim 4
Dependent Claim
34 words
The programmable logic device of claim 1 wherein said circuitry includes inputs to the random access memory to provide p-term input signals to the random access memory when configured to perform p-term-type logic functions.
Claim 5
Dependent Claim
21 words
The programmable logic device of claim 3 wherein said circuitry further includes a multiplexer configured to receive the p-term input signals.
Claim 6
Dependent Claim
30 words
The programmable logic device of claim 4 wherein the multiplexer is configured to generate a plurality of select signals which select a plurality of rows in the random access memory.
Claim 7
Dependent Claim
19 words
The programmable logic device of claim 1 wherein the random access memory includes a plurality of p-term output lines.
Claim 8
Dependent Claim
46 words
The programmable logic device of claim 6 wherein a plurality of memory cells are associated with each of the plurality of p-term output lines, the p-term output lines each configured to assume a first state if one of its associated memory cells stores a logic 1.
Claim 9
Dependent Claim
46 words
The programmable logic device of claim 6 wherein a plurality of memory cells are associated with each of the plurality of p-term output lines, the p-term output lines each configured to assume a second state if one of its associated memory cells stores a logic 0.
Claim 10
Dependent Claim
19 words
The programmable logic device of claim 6 further comprising an OR gate coupled to receive the p-term output lines.
Claim 11
Dependent Claim
21 words
The programmable logic device of claim 1 further comprising a row address decoder coupled to the block of random access memory.
Claim 12
Dependent Claim
20 words
The programmable logic device of claim 1 further comprising a column decoder coupled to the block of random access memory.
Claim 13
Dependent Claim
19 words
The programmable logic device of claim 1 comprising a sense amplifier coupled to the block of random access memory.
Claim 14
Dependent Claim
24 words
The programmable logic device of claim 1 wherein the plurality of look-up tables are implemented in a plurality of blocks of said look-up tables.
Claim 15
Dependent Claim
23 words
The programmable logic device of claim 1 wherein each of the look-up tables is separated from each adjacent look-up table by interconnect circuits.
Claim 16
Dependent Claim
30 words
The programmable logic device of claim 1 wherein the look-up tables are grouped in groups of two, and wherein each group is separated from each adjacent group by interconnect circuits.
Claim 17
Dependent Claim
28 words
The programmable logic device of claim 14 wherein each look-up table is configured to receive at least one input from interconnect circuits adjacent each of its four sides.
Claim 18
Dependent Claim
27 words
The programmable logic device of claim 15 wherein each group is configured to receive at least one input from interconnect circuits adjacent each of its four sides.
Claim 19
Dependent Claim
61 words
The programmable logic device of claim 1 wherein the circuitry to selectively configure the random access memory comprises: writing circuitry configured to allow data to be written into any location of the random access memory; and reading circuitry configured to allow data to be read from selected multiple locations of the random access memory and logically combined in p-term-type logic functions.
Claim 20
Dependent Claim
19 words
The programmable logic device of claim 18 wherein the writing circuitry is operable substantially independently of the reading circuitry.
Claim 21
Dependent Claim
55 words
The programmable logic device of claim 19 wherein the substantially independent operability of the writing and reading circuitry allows the data in the random access memory to be changed using the writing circuitry without interfering with operation of the reading circuitry to read and combine data from the random access memory in p-term-type logic functions.
Claim 22
Dependent Claim
34 words
The programmable logic device of claim 19 wherein the substantially independent operability of the writing and reading circuitry facilities use of the random access memory for providing p-term-type logic functions for reconfigurable computing applications.
Claim 23
Dependent Claim
29 words
The programmable logic device of claim 19 wherein the substantially independent operability of the writing and reading circuitry facilities use of the random access memory as a dynamic multiplexer.
Claim 24
Dependent Claim
38 words
The programmable logic device of claim 19 wherein the substantially independent operability of the writing and reading circuitry facilitates loading different logic functions into the random access memory at different times during operation of the programmable logic device.
Claim 25
Dependent Claim
32 words
A digital processing system comprising: processing circuitry; a memory coupled to said processing circuitry; and a programmable logic device as defined in claim 1 coupled to the processing circuitry and the memory.
Claim 26
Dependent Claim
17 words
A printed circuit board on which is mounted a programmable logic device as defined in claim 1.
Claim 27
Dependent Claim
24 words
The printed circuit board defined in claim 25 further comprising: a memory mounted on the printed circuit board and coupled to the memory circuitry.
Claim 28
Dependent Claim
24 words
The printed circuit board defined in claim 25 further comprising: processing circuitry mounted on the printed circuit board and coupled to the memory circuitry.
References Cited (Backward Citations)
US34363A
Cited
US3473160A
Cited
US3849638A
Cited
USRE34363E
Cited
US4740917A
Cited
US4876466A
Cited
US4912345A
Cited
US4975601A
Cited
US5099150A
Cited
US5128559A
Cited
US5027011A
Cited
US5144582A
Cited
US5121006A
Cited
US5828229A
Cited
US5270587A
Cited
US5383146A
Cited
US5302865A
Cited
US5408434A
Cited
US5473267A
Cited
US5362999A
Cited
US5809281A
Cited
US5386155A
Cited
US5450608A
Cited
US5557218A
Cited
US5559747A
Cited
US5815003A
Cited
US5532957A
Cited
US5757207A
Cited
US5689195A
Cited
US5744980A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-01-31 | 2003-08-02 | 2004-02-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-01-31 | 2007-08-02 | 2008-02-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-01-31 | 2011-08-02 | 2012-02-01 | $7700.00 | Window Closed / Lapsed |