Patent US5994181A successfully refreshed from Google Patents.
US5994181A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for forming a DRAM cell electrode
Assignee: United Microelectronics Corp
•
Filing: 1997-05-19
•
Granted: 1999-11-30
•
Expires: 2017-05-19
Abstract
Abstract A polysilicon layer is subsequently deposited on the dielectric layer by using CVD. Next, photolithography and etching process are used to etch the doped polysilicon layer, and form a bottom electrode of DRAM cell capacitor with U shape in cross section view. The next step of the formation is the deposition of a dielectric film along the surface of the bottom electrode of DRAM cell capacitor. Typically, the dielectric film is preferably formed of high dielectric film such as tantalum oxide (Ta 2 0 5 ). A conductive layer is deposited over the dielectric film. The conductive layer is used as the top storage node and is formed of titanium nitride(TiN). The methods of forming the top storage node, including sputtered-TiN, collimated-sputtering TiN, and CVD/MOCVD-TiN deposition. The purposes of sputtered-TiN and collimated-sputtering TiN processes can improve the poor step coverage of deep well of bottom electrode of DRAM cell capacitor and protect the Ta 2 0 5 from C, Cl, F contamination during CVD/MOCVD-TiN deposition process.
Inventors
- 👤 Wen-Yi Hsieh
- 👤 Tri-Rung Yew
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 14:21
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/692; H10D1/711
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
198 words
A method for manufacturing a capacitor used in an integrated circuit, the method comprising the steps of: forming a first polysilicon layer over a substrate; forming an oxide layer on said first polysilicon layer; forming a photoresist layer on said oxide layer; etching said oxide layer by using said photoresist layer as a mask; etching said first polysilicon layer by using said etched oxide layer and said photoresist layer (serve) as a mask; forming a second polysilicon layer on said etched oxide layer; forming polysilicon side wall spacers on the side wall of said etched oxide layer; etching said oxide layer, thereby forming a bottom electrode of said capacitor; forming a dielectric film on (the surface of) said bottom electrode of said capacitor; forming a first conductive layer over said dielectric film said first conductive layer serving as a part of a top electrode of said capacitor; forming a second conductive layer over said first conductive layer, said second conductive layer serving as a part of said top electrode of said capacitor; and forming a third conductive layer over said second conductive layer, said third conductive layer serving as a part of said top electrode of said capacitor.
Claim 2
Independent Claim
198 words
A method for manufacturing a capacitor used in an integrated circuit, the method comprising the steps of: forming a first polysilicon layer over a substrate; forming an oxide layer on said first polysilicon layer; forming a photoresist layer on said oxide layer; etching said oxide layer by using said photoresist layer as a mask; etching said first polysilicon layer by using said etched oxide layer and said photoresist layer (serve) as a mask; forming a second polysilicon layer on said etched oxide layer; forming polysilicon side wall spacers on the side wall of said etched oxide layer; etching said oxide layer, thereby forming a bottom electrode of said capacitor; forming a dielectric film on (the surface of) said bottom electrode of said capacitor; forming a first conductive layer over said dielectric film said first conductive layer serving as a part of a top electrode of said capacitor; forming a second conductive layer over said first conductive layer, said second conductive layer serving as a part of said top electrode of said capacitor; and forming a third conductive layer over said second conductive layer, said third conductive layer serving as a part of said top electrode of said capacitor.
Claim 3
Dependent Claim
22 words
The method of claim 1, wherein the resistivity of said first polysilicon layer is about 35 ohm/square, and the dopant is phosphorus.
Claim 4
Dependent Claim
17 words
The method of claim 1, wherein the thickness of said first polysilicon layer is about 3000 angstroms.
Claim 5
Dependent Claim
17 words
The method of claim 1, wherein said bottom electrode has a cross section view of "U shape".
Claim 6
Dependent Claim
18 words
The method of claim 1, wherein said dielectric film is formed of tantalum oxide(Ta 2 0 5 ).
Claim 7
Dependent Claim
17 words
The method of claim 1, wherein said dielectric film is formed of a triple film of oxide/nitride/oxide.
Claim 8
Dependent Claim
18 words
The method of claim 1, wherein said dielectric film is formed of a double film of nitride/oxide film.
Claim 9
Dependent Claim
15 words
The method of claim 1, wherein said first conductive layer is formed of titanium nitride(TiN).
Claim 10
Dependent Claim
14 words
The method of claim 8, wherein said first conductive layer is formed by sputtering.
Claim 11
Dependent Claim
15 words
The method of claim 1, wherein said second conductive layer is formed of titanium nitride(TiN).
Claim 12
Dependent Claim
14 words
The method of claim 10, wherein said second conductive layer is formed by collimated-sputtering.
Claim 13
Dependent Claim
15 words
The method of claim 1, wherein said third conductive layer is formed of titanium nitride(TiN).
Claim 14
Dependent Claim
16 words
The method of claim 12, wherein said third conductive layer is formed by chemical vapor deposition.
Claim 15
Dependent Claim
14 words
The method of claim 8, wherein said first conductive layer is formed by collimated-sputtering.
Claim 16
Dependent Claim
14 words
The method of claim 10, wherein said second conductive layer is formed by sputtering.
Claim 17
Independent Claim
110 words
A method for manufacturing a capacitor used in an integrated circuit, the method comprising the steps of: patterning a photoresist layer on a substrate to define a trench region with said substrate; etching said substrate to form a trench therein; forming a doped polysilicon layer on the surface of said trench; forming a tantalum oxide(Ta 2 0 5 ) layer on said doped polysilicon layer; forming a first titanium nitride(TiN) layer over said tantalum oxide(Ta 2 0 5 ) layer; forming a second titanium nitride(TiN) layer over said first titanium nitride(TiN) layer; and forming a third titaninm nitride(TiN) layer over said second titanium nitride layer by using chemical vapor deposition.
Claim 18
Independent Claim
110 words
A method for manufacturing a capacitor used in an integrated circuit, the method comprising the steps of: patterning a photoresist layer on a substrate to define a trench region with said substrate; etching said substrate to form a trench therein; forming a doped polysilicon layer on the surface of said trench; forming a tantalum oxide(Ta 2 0 5 ) layer on said doped polysilicon layer; forming a first titanium nitride(TiN) layer over said tantalum oxide(Ta 2 0 5 ) layer; forming a second titanium nitride(TiN) layer over said first titanium nitride(TiN) layer; and forming a third titaninm nitride(TiN) layer over said second titanium nitride layer by using chemical vapor deposition.
Claim 19
Dependent Claim
15 words
The method of claim 16, wherein said first titanium nitride(TiN) layer is formed by sputtering.
Claim 20
Dependent Claim
15 words
The method of claim 16, wherein said second titanium nitride(TiN) layer is formed by collimated-sputtering.
Claim 21
Dependent Claim
16 words
The method of claim 16, wherein said first titanium nitride(TiN) layer is formed by collimated-sputtering .
Claim 22
Dependent Claim
15 words
The method of claim 16, wherein said second titanium nitride(TiN) layer is formed by sputtering.
References Cited (Backward Citations)
US5279985A
Cited
JPH0629463A
Cited
US5396096A
Cited
US5670808A
Cited
US5804479A
Cited
US5612560A
Cited
US5854104A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-11-29 | 2003-05-31 | 2003-11-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-11-29 | 2007-05-31 | 2007-11-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-11-29 | 2011-05-31 | 2011-11-30 | $7700.00 | Window Closed / Lapsed |