← Back to Patent Explorer
US5977629A Expired / Lapsed US ⏱️ 0.0 years remaining

Condensed memory matrix

Assignee: Micron Technology Inc
•
Filing: 1996-01-24
•
Granted: 1999-11-02
•
Expires: 2016-01-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A condensed memory matrix is fabricated by conductively connecting the attachment bumps of a substrate with the attachment bumps of a wafer of DRAM chips and physically bonding the juxtaposed surfaces of the substrate and the wafer with a dielectric curable resin. An array of heat fins is bonded to the inactive surface of the wafer by a thermally conductive curable resin.

Inventors

  • 👤 Rich Fogal
  • 👤 Alan G. Wood

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 21:07
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/10; H10W74/111; H10W74/129; H10W40/00; H10W40/10; H10W74/01; H10W74/012; H10W74/15; H10W90/00; H10W72/00; H10W72/851; H10W72/853; H10W72/856

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 172 words
A condensed memory matrix, comprising: a PCB substrate having a first surface and a second opposite surface; an array of circuit connection structures carried on the first surface of said PCB substrate, a first layer comprising a dielectric material in the interstices between said circuit connection structures; a wafer having a first surface and a second surface opposite said first surface, the first surface having a plurality of memory dice formed thereon, and a portion of said wafer first surface carrying die connection structures juxtaposed against and in conductive relationship with the circuit connection structures carried by said PCB substrate first surface such that said first layer is also in the interstices between said die connection structures, the die connection structures connecting the plurality of memory dice of the wafer to the circuit connection structures carried by said PCB substrate; a second layer comprising a thermally conductive, material located on a portion of a second surface of said wafer; and a heat dissipation device connected to a portion of said second layer.
Claim 2
Dependent Claim 172 words
A condensed memory matrix, comprising: a PCB substrate having a first surface and a second opposite surface; an array of circuit connection structures carried on the first surface of said PCB substrate, a first layer comprising a dielectric material in the interstices between said circuit connection structures; a wafer having a first surface and a second surface opposite said first surface, the first surface having a plurality of memory dice formed thereon, and a portion of said wafer first surface carrying die connection structures juxtaposed against and in conductive relationship with the circuit connection structures carried by said PCB substrate first surface such that said first layer is also in the interstices between said die connection structures, the die connection structures connecting the plurality of memory dice of the wafer to the circuit connection structures carried by said PCB substrate; a second layer comprising a thermally conductive, material located on a portion of a second surface of said wafer; and a heat dissipation device connected to a portion of said second layer.
Claim 3
Dependent Claim 17 words
The condensed memory matrix according to claim 1, wherein said second layer is an electrically non-conductive layer.
Claim 4
Dependent Claim 17 words
The condensed memory matrix according to claim 1, wherein said second layer is an electrically conductive layer.
Claim 5
Dependent Claim 26 words
The condensed memory matrix according to claim 1, wherein said circuit connection structures are first attachment bumps and said die connection structures are second attachment bumps.
Claim 6
Dependent Claim 26 words
The condensed memory matrix according to claim 1, wherein said dielectric material includes a low stress, epoxy-based curable resin which bonds said substrate to said wafer.
Claim 7
Dependent Claim 25 words
The condensed memory matrix according to claim 1, wherein said second layer comprises an epoxy-based resin which bonds said wafer to said heat dissipation device.
Claim 8
Dependent Claim 25 words
The condensed memory matrix according to claim 1, wherein said heat dissipation device includes a metallic device having at least one heat fin located thereon.
Claim 9
Dependent Claim 60 words
The condensed memory matrix according to claim 1, wherein: said circuit connection structures are first attachment bumps and said die connection structures are second attachment bumps; said dielectric material comprises a low stress, epoxy-based curable resin which bonds said substrate to said wafer; and said second layer comprises an epoxy-based resin which bonds said wafer to said heat dissipation device.
Claim 10
Dependent Claim 28 words
The condensed memory matrix according to claim 8, wherein said heat dissipation device includes a metallic device having a portion thereof configured as at least one heat fin.
Claim 11
Dependent Claim 175 words
A condensed memory matrix, wherein the improvement comprises: a PCB substrate having a first surface and a second opposite surface; an array of circuit connection structures carried on the first surface of said PCB substrate; a first layer comprising a dielectric material in the interstices between said circuit connection structures; a wafer having a first surface and a second surface opposite said first surface, the first surface having a plurality of memory dice formed thereon, and a portion of said wafer first surface carrying die connection structures juxtaposed against and in conductive relationship with the circuit connection structures carried by said PCB substrate first surface such that said first layer is also in the interstices between said die connection structures, the die connection structures connecting the plurality of memory dice of the wafer to the circuit connection structures carried by said PCB substrate; a second layer comprising a thermally conductive material located on a portion of a second surface of said wafer; and a heat dissipation device connected to a portion of said second layer.
Claim 12
Dependent Claim 175 words
A condensed memory matrix, wherein the improvement comprises: a PCB substrate having a first surface and a second opposite surface; an array of circuit connection structures carried on the first surface of said PCB substrate; a first layer comprising a dielectric material in the interstices between said circuit connection structures; a wafer having a first surface and a second surface opposite said first surface, the first surface having a plurality of memory dice formed thereon, and a portion of said wafer first surface carrying die connection structures juxtaposed against and in conductive relationship with the circuit connection structures carried by said PCB substrate first surface such that said first layer is also in the interstices between said die connection structures, the die connection structures connecting the plurality of memory dice of the wafer to the circuit connection structures carried by said PCB substrate; a second layer comprising a thermally conductive material located on a portion of a second surface of said wafer; and a heat dissipation device connected to a portion of said second layer.
Claim 13
Dependent Claim 26 words
The condensed memory matrix according to claim 10, wherein said circuit connection structures are first attachment bumps and said die connection structures are second attachment bumps.
Claim 14
Dependent Claim 26 words
The condensed memory matrix according to claim 10, wherein said dielectric material includes a low stress, epoxy-based curable resin which bonds said substrate to said wafer.
Claim 15
Dependent Claim 25 words
The condensed memory matrix according to claim 10, wherein said second layer comprises an epoxy-based resin which bonds said wafer to said heat dissipation device.
Claim 16
Dependent Claim 25 words
The condensed memory matrix according to claim 10, wherein said heat dissipation device includes a metallic device having at least one heat fin located thereon.
Claim 17
Dependent Claim 60 words
The condensed memory matrix according to claim 10, wherein: said circuit connection structures are first attachment bumps and said die connection structures are second attachment bumps; said dielectric material comprises a low stress, epoxy-based curable resin which bonds said substrate to said wafer; and said second layer comprises an epoxy-based resin which bonds said wafer to said heat dissipation device.
Claim 18
Dependent Claim 28 words
The condensed memory matrix according to claim 15, wherein said heat dissipation device includes a metallic device having a portion thereof configured as at least one heat fin.

References Cited (Backward Citations)

US4190855A Cited
US4604644A Cited
US5182632A Cited
JPH03225934A Cited
US5214657A Cited
US5138434A Cited
US5229647A Cited
US5249101A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-11-01 2003-05-03 2003-11-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-11-01 2007-05-03 2007-11-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-11-01 2011-05-03 2011-11-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag