Patent US6360368B1 successfully refreshed from Google Patents.
Patent US5963160A successfully refreshed from Google Patents.
US5963160A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Analog to digital conversion using nonuniform sample rates
Assignee: Analog Devices Inc
•
Filing: 1994-09-13
•
Granted: 1999-10-05
•
Expires: 2014-09-13
Abstract
Abstract PCT No. PCT/US94/10268 Sec. 371 Date Aug. 29, 1996 Sec. 102(e) Date Aug. 29, 1996 PCT Filed Sep. 13, 1994 PCT Pub. No. WO95/08220 PCT Pub. Date Mar. 23, 1995A method and apparatus for analog to digital conversion using sigma-delta modulation of the temporal spacing between digital samples. The method and apparatus of the present invention provides for sigma-delta modulation of the time base such that errors produced by nonuniform sampling are frequency-shaped to a region (i.e., shifted to higher frequencies) where they can be removed by conventional filtering techniques. In one embodiment, digital data is interpolated under control of a sigma-delta modulated frequency selection signal that represents, on average, the data rate of the digital data to be output by the converter and then decimated by a fixed ratio. In another embodiment, the digital data is interpolated by a fixed ratio and then decimated under control of a sigma-delta modulated frequency selection signal that represents, on average, the data rate of the digital data to be output by the converter. The frequency selection signal is modulated using an n-th order m-bit sigma-delta modulator. Data thus emerges from the interpolation/decimation process at the sample rate selected by the n-th order m-bit sigma-delta modulator. The method and apparatus converts the data rate of an incoming digital data stream from an ADC to the data rate determined by the n-th order m-bit sigma-delta modulator.
Inventors
- 👤 James Wilson
- 👤 Ronald A. Cellini
- 👤 James M. Sobol
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 17:07
CPC Classifications
H; H03; H03H; H03H17/00; H03H17/02; H03H17/06; H03H17/0614; H03H17/0621; H03H17/0628; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/093; H03L7/099; H03L7/0991; H03L7/0992; H03M; H03M3/00; H03M3/30; H03M3/458; H03M3/494; H03M3/496; H03M3/498; H03L2207/00; H03L2207/50
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
121 words
An analog to digital converter system, comprising: analog to digital conversion means for converting an analog signal to a digital signal a first data rate; interpolation means, coupled to the analog to digital conversion means, for receiving the digital signal having the first data rate and for supplying a digital signal having an increased data rate; decimation means, coupled to the interpolation means, for decimating the digital signal having the increased data rate to provide a digital signal having a second data rate; and modulator means, coupled to and controlling the decimation means, for providing a modulated output signal representative of the second data rate and for controlling the decimation means to provide the digital signal having the second data rate.
Claim 2
Dependent Claim
121 words
An analog to digital converter system, comprising: analog to digital conversion means for converting an analog signal to a digital signal a first data rate; interpolation means, coupled to the analog to digital conversion means, for receiving the digital signal having the first data rate and for supplying a digital signal having an increased data rate; decimation means, coupled to the interpolation means, for decimating the digital signal having the increased data rate to provide a digital signal having a second data rate; and modulator means, coupled to and controlling the decimation means, for providing a modulated output signal representative of the second data rate and for controlling the decimation means to provide the digital signal having the second data rate.
Claim 3
Dependent Claim
17 words
The analog to digital converter system of claim 1, wherein the modulator means comprises a sigma-delta modulator.
Claim 4
Dependent Claim
18 words
The analog to digital converter system of claim 2, wherein the modulated output signal is a multi-bit code.
Claim 5
Dependent Claim
25 words
The analog to digital converter system of claim 2, wherein the sigma-delta modulator is an n th -order modulator where n is ≧ to 1.
Claim 6
Dependent Claim
25 words
The analog to digital converter system of claim 2, wherein the sigma-delta modulator modulates a sampling frequency select signal representative of the second data rate.
Claim 7
Dependent Claim
60 words
The analog to digital converter system of claim 5, further comprising a memory means for storing a plurality of frequency selection numbers representative of the second data rate and means for selecting one of the frequency selection numbers in response to a selection signal and for providing the selected number to the sigma-delta modulator as the sampling frequency select signal.
Claim 8
Dependent Claim
26 words
The analog to digital converter system of claim 5, wherein the interpolation means interpolates the digital signal having the first data rate by a fixed ratio.
Claim 9
Dependent Claim
42 words
The analog to digital converter system of claim 7, wherein the decimation means decimates the digital signal having the increased data rate by a ratio determined by the sampling frequency select signal to provide the digital signal having the second data rate.
Claim 10
Dependent Claim
35 words
The analog to digital converter system of claim 5, further comprising a clock generator means for generating, in response to the modulated output signal, a clock having a frequency representative of the second data rate.
Claim 11
Dependent Claim
57 words
The analog to digital converter system of claim 2, further comprising: phase-locked loop means, coupled to the sigma-delta modulator means, for receiving a signal representative of the second data rate, locking to the signal, and providing a control signal to the sigma-delta modulator means that controls the sigma-delta modulator means to provide the sigma-delta modulated output signal.
Claim 12
Dependent Claim
38 words
The analog to digital converter system of claim 1, further comprising a filter means, coupled between the interpolation means and the decimation means, for filtering out noise and images of the digital signal having the first data rate.
Claim 13
Dependent Claim
22 words
The analog to digital converter system of claim 1, wherein the analog to digital converter is a sigma-delta analog to digital converter.
Claim 14
Dependent Claim
68 words
An analog to digital converter system, comprising: an analog to digital converter; an interpolator having an input electrically coupled to an output of the analog to digital converter; a decimator having an input electrically coupled to an output of the interpolator; and a modulator electrically coupled a control input of the decimator and providing a temporally noise-shaped control signal that controls the decimation ratio provided by the decimator.
Claim 15
Dependent Claim
68 words
An analog to digital converter system, comprising: an analog to digital converter; an interpolator having an input electrically coupled to an output of the analog to digital converter; a decimator having an input electrically coupled to an output of the interpolator; and a modulator electrically coupled a control input of the decimator and providing a temporally noise-shaped control signal that controls the decimation ratio provided by the decimator.
Claim 16
Dependent Claim
22 words
The analog to digital converter system of claim 13, wherein the analog to digital converter is a sigma-delta analog to digital converter.
Claim 17
Independent Claim
86 words
A method of converting an analog signal to a digital signal, comprising the steps of: converting an analog signal to a digital signal having a first data rate; modulating a control signal to provide a modulated output signal representative of a second data rate; increasing the first data rate to provide a digital signal having an increased data rate; and decimating the digital signal at the increased data rate in response to the modulated output signal to provide a digital signal having a second data rate.
Claim 18
Independent Claim
86 words
A method of converting an analog signal to a digital signal, comprising the steps of: converting an analog signal to a digital signal having a first data rate; modulating a control signal to provide a modulated output signal representative of a second data rate; increasing the first data rate to provide a digital signal having an increased data rate; and decimating the digital signal at the increased data rate in response to the modulated output signal to provide a digital signal having a second data rate.
Claim 19
Dependent Claim
20 words
The method of claim 15, wherein the step of modulating a control signal further comprises sigma-delta modulating the control signal.
Claim 20
Dependent Claim
25 words
The method of claim 16, further comprising the step of filtering the digital signal having the increased data rate prior to the step of decimating.
Claim 21
Dependent Claim
23 words
The method of claim 17, wherein the step of increasing the first data rate includes increasing the data rate by a fixed ratio.
Claim 22
Dependent Claim
37 words
The method of claim 18, wherein the step of decimating the digital signal having the increased data rate includes decimating the digital signal having the increased data rate by a ratio determined by the modulated output signal.
Claim 23
Dependent Claim
29 words
The method of claim 15, wherein the step of converting an analog signal to a digital signal includes the step of sigma-delta modulating a magnitude of the analog signal.
Claim 24
Independent Claim
73 words
A method of converting an analog signal to a digital signal, comprising the steps of: converting an analog signal to a digital signal having a first data rate; increasing the first data rate by a fixed ratio to provide a digital signal having an increased data rate; and decimating the digital signal having the increased data rate by a variable ratio to provide a temporally noise-shaped digital signal having a second data rate.
Claim 25
Independent Claim
73 words
A method of converting an analog signal to a digital signal, comprising the steps of: converting an analog signal to a digital signal having a first data rate; increasing the first data rate by a fixed ratio to provide a digital signal having an increased data rate; and decimating the digital signal having the increased data rate by a variable ratio to provide a temporally noise-shaped digital signal having a second data rate.
Claim 26
Dependent Claim
29 words
The method of claim 21, wherein the step of converting an analog signal to a digital signal includes the step of sigma-delta modulating a magnitude of the analog signal.
References Cited (Backward Citations)
US4179670A
Cited
JPS53147409A
Cited
US4281318A
Cited
EP0227172A1
Cited
US4797845A
Cited
US4954824A
Cited
US4953117A
Cited
US4990911A
Cited
US4901077A
Cited
US5111417A
Cited
US5119093A
Cited
US4987373A
Cited
US5075679A
Cited
US5204827A
Cited
US5121065A
Cited
JPH04192711A
Cited
GB2250875A
Cited
US5157395A
Cited
EP0512619A1
Cited
US5227787A
Cited
WO1994008395A1
Cited
US5353026A
Cited
US5313205A
Cited
WO1995008221A1
Cited
US5485152A
Cited
US5489903A
Cited
US5712635A
Cited
WO1995008200A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-10-04 | 2003-04-05 | 2003-10-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-10-04 | 2007-04-05 | 2007-10-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-10-04 | 2011-04-05 | 2011-10-05 | $7700.00 | Window Closed / Lapsed |