Patent US5962872A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5962872A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device and method for fabricating the same

Assignee: Semiconductor Energy Laboratory Co Ltd
•
Filing: 1997-08-07
•
Granted: 1999-10-05
•
Expires: 2017-08-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a thin film transistor (TFT), a mask is formed on a gate electrode, and a porous anodic oxide is formed in both sides of the gate electrode using a relatively low voltage. A barrier anodic oxide is formed between the gate electrode and the porous anodic oxide and on the gate electrode using a relatively high voltage. A gate insulating film is etched using the barrier anodic oxide as a mask. The porous anodic oxide is selectively etched after etching barrier anodic oxide, to obtain a region of an active layer on which the gate insulating film is formed and the other region of the active layer on which the gate insulating film is not formed. An element including at least one of oxygen, nitrogen and carbon is introduced into the region of the active layer at high concentration in comparison with a concentration of the other region of the active layer. Further, N- or P-type impurity is introduced into the active layer. Accordingly, high resistance impurity regions are formed in both sides of a channel forming region.

Inventors

  • 👤 Hongyong Zhang
  • 👤 Hideto Ohnuma
  • 👤 Naoaki Yamaguchi
  • 👤 Yasuhiko Takemura

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 09:13
CPC Classifications
H; H10; H10D; H10D86/00; H10D86/01; H10D86/021; H10D86/0231; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321; H10D30/60; H10D30/67; H10D30/6704; H10D30/6713; H10D86/0251; H10D86/40; H10D86/60

Claims Analysis

Total Claims: 25
Claim 1
Independent Claim 180 words
An electro-optical display device having an active matrix circuit comprising a first plurality of thin film transistors and a driving circuit comprising a second plurality of thin film transistors, both formed on a substrate, each of said thin film transistors comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions formed within said semiconductor film and containing an impurity for giving one conductivity type thereto; high resistance regions formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a larger resistance than said source and drain regions; a gate insulating film formed on said semiconductor film where said gate insulating film extends beyond side edges of said gate electrode to cover said high resistance regions; and a gate electrode formed on said gate insulating film, wherein the resistance of said high resistance regions of the first plurality of thin film transistors is larger than the resistance of said high resistance regions of the second plurality of thin film transistors.
Claim 2
Dependent Claim 180 words
An electro-optical display device having an active matrix circuit comprising a first plurality of thin film transistors and a driving circuit comprising a second plurality of thin film transistors, both formed on a substrate, each of said thin film transistors comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions formed within said semiconductor film and containing an impurity for giving one conductivity type thereto; high resistance regions formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a larger resistance than said source and drain regions; a gate insulating film formed on said semiconductor film where said gate insulating film extends beyond side edges of said gate electrode to cover said high resistance regions; and a gate electrode formed on said gate insulating film, wherein the resistance of said high resistance regions of the first plurality of thin film transistors is larger than the resistance of said high resistance regions of the second plurality of thin film transistors.
Claim 3
Dependent Claim 29 words
A device according to claim 1 wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions.
Claim 4
Dependent Claim 38 words
A thin film transistor according to claim 1 wherein said high resistance regions contain at least one of nitrogen, carbon and oxygen at a higher concentration than any of said source and drain regions and said channel region.
Claim 5
Dependent Claim 15 words
A thin film transistor according to claim 1 wherein said semiconductor film comprises crystalline silicon.
Claim 6
Dependent Claim 108 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions comprising a metal silicide formed within said semiconductor film; high resistance regions formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a higher resistance than said source and drain regions; a gate insulating film formed on said semiconductor film; and a gate electrode formed on said gate insulating film, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions.
Claim 7
Dependent Claim 108 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions comprising a metal silicide formed within said semiconductor film; high resistance regions formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a higher resistance than said source and drain regions; a gate insulating film formed on said semiconductor film; and a gate electrode formed on said gate insulating film, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions.
Claim 8
Dependent Claim 38 words
A thin film transistor according to claim 5 wherein said high resistance regions contain at least one of nitrogen, carbon and oxygen at a higher concentration than any of said source and drain regions and said channel region.
Claim 9
Dependent Claim 15 words
A thin film transistor according to claim 5 wherein said semiconductor film comprises crystalline silicon.
Claim 10
Dependent Claim 25 words
A thin film transistor according to claim 5 wherein said source and drain regions are doped with an impurity for giving one conductivity type thereto.
Claim 11
Dependent Claim 27 words
A thin film transistor according to claim 5 wherein said metal silicide is selected from the group consisting of titanium, nickel, molybdenum, tungsten, platinum and palladium silicide.
Claim 12
Dependent Claim 145 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions formed within said semiconductor film and containing an impurity for giving one conductivity type thereto; high resistance regions containing the same impurity as said source and drain regions, wherein said high resistance regions are formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a higher resistance than said source and drain regions; a gate insulating film formed on said semiconductor film; and a gate electrode formed on said gate insulating film, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions, and a length of said high resistance regions is from 0.4 to 5 μm, respectively.
Claim 13
Dependent Claim 145 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions formed within said semiconductor film and containing an impurity for giving one conductivity type thereto; high resistance regions containing the same impurity as said source and drain regions, wherein said high resistance regions are formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a higher resistance than said source and drain regions; a gate insulating film formed on said semiconductor film; and a gate electrode formed on said gate insulating film, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions, and a length of said high resistance regions is from 0.4 to 5 μm, respectively.
Claim 14
Dependent Claim 123 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions formed within said semiconductor film and containing an impurity for giving one conductivity type thereto; high resistance regions of which sheet resistance is 10 to 500 kΩ/square formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a higher resistance than said source and drain regions; a gate insulating film formed on said semiconductor film; and a gate electrode formed on said gate insulating film, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions.
Claim 15
Dependent Claim 123 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions formed within said semiconductor film and containing an impurity for giving one conductivity type thereto; high resistance regions of which sheet resistance is 10 to 500 kΩ/square formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a higher resistance than said source and drain regions; a gate insulating film formed on said semiconductor film; and a gate electrode formed on said gate insulating film, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions.
Claim 16
Dependent Claim 38 words
A thin film transistor according to claim 11 wherein said high resistance regions contain at least one of nitrogen, carbon and oxygen at a higher concentration than any of said source and drain regions and said channel region.
Claim 17
Dependent Claim 15 words
A thin film transistor according to claim 11 wherein said semiconductor film comprises crystalline silicon.
Claim 18
Dependent Claim 21 words
The thin film transistor of claim 11 wherein, sheet resistance of said source and drain regions is 10 to 50 Ω/square.
Claim 19
Dependent Claim 146 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions formed within said semiconductor film and containing an impurity for giving one conductivity type thereto; high resistance regions formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a higher resistance than said source and drain regions; a gate insulating film formed on said semiconductor film; a gate electrode formed on said gate insulating film; and an oxide film formed on at least side surfaces of said gate electrode, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions, and said channel region extends beyond side edges of said gate electrode to form a pair of offset regions.
Claim 20
Dependent Claim 146 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions formed within said semiconductor film and containing an impurity for giving one conductivity type thereto; high resistance regions formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a higher resistance than said source and drain regions; a gate insulating film formed on said semiconductor film; a gate electrode formed on said gate insulating film; and an oxide film formed on at least side surfaces of said gate electrode, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions, and said channel region extends beyond side edges of said gate electrode to form a pair of offset regions.
Claim 21
Dependent Claim 37 words
The thin film transistor of claim 15 wherein a length of said high resistance regions is form 0.4 to 5 μm, respectively, and a sheet resistance of said high resistance regions is from 10 to 500 kΩ/square.
Claim 22
Dependent Claim 114 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; a pair of metal silicide regions formed throughout a thickness of said semiconductor film; a pair of high resistance regions formed within said semiconductor film between said channel region and said pair of metal silicide regions, respectively, said high resistance regions having a higher resistance than said source and drain regions; a gate insulating film formed on said semiconductor film; and a gate electrode formed on said gate insulating film, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions.
Claim 23
Dependent Claim 114 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; a pair of metal silicide regions formed throughout a thickness of said semiconductor film; a pair of high resistance regions formed within said semiconductor film between said channel region and said pair of metal silicide regions, respectively, said high resistance regions having a higher resistance than said source and drain regions; a gate insulating film formed on said semiconductor film; and a gate electrode formed on said gate insulating film, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions.
Claim 24
Dependent Claim 156 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions formed within said semiconductor film and containing an impurity for giving one conductivity type thereto, wherein said source and drain regions comprises a metal silicide; high resistance regions formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a higher resistance than said source and drain regions and containing the same impurity as said source and drain regions, wherein a concentration of said impurity in said high resistance region is smaller than that in said source and drain regions; a gate insulating film formed on said semiconductor film; and a gate electrode formed on said gate insulating film, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions.
Claim 25
Dependent Claim 156 words
A thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel region formed within said semiconductor film; source and drain regions formed within said semiconductor film and containing an impurity for giving one conductivity type thereto, wherein said source and drain regions comprises a metal silicide; high resistance regions formed within said semiconductor film between said channel region and said source and drain regions, said high resistance regions having a higher resistance than said source and drain regions and containing the same impurity as said source and drain regions, wherein a concentration of said impurity in said high resistance region is smaller than that in said source and drain regions; a gate insulating film formed on said semiconductor film; and a gate electrode formed on said gate insulating film, wherein side edges of said gate insulating film are aligned with boundaries between said high resistance regions and said source and drain regions.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-10-04 2003-04-05 2003-10-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-10-04 2007-04-05 2007-10-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-10-04 2011-04-05 2011-10-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag