US5952674A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Topography monitor
Assignee: International Business Machines Corp
•
Filing: 1998-03-18
•
Granted: 1999-09-14
•
Expires: 2018-03-18
Abstract
Abstract An integrated circuit wafer topography monitor is disclosed for sensing mis-processing in the fabrication of integrated circuits. In particular, the monitor senses unacceptable variations in layer planarity resulting from over polishing, over etching, scratches and mishandling. The topography monitor may be placed within the chip active area, the chip kerf area or in unutilized areas of the wafer such as a partial chip site. The monitor is formed when, first a conformal insulator is deposited over the topography of interest. Then, runs of wire are formed in the conformal insulator by a damascene or similar process. The wire runs are formed directly above the topography of interest. A puddle of metal is formed corresponding to any unacceptably non-planar topography. The puddle electrically couples the wires together. This effects a change in the metal runs which may be sensed as an electrical short or change in resistance. The topography of interest is manipulated by design to be representative of corresponding pattern factors found in the active chip area. This then allows the electrically sensed puddles to be indicative of mis-processing to be found in the active chip area.
Inventors
- 👤 Daniel C. Edelstein
- 👤 Glenn A. Biery
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 12:05
CPC Classifications
H; H10; H10P; H10P74/00; H10P74/27; H10P74/277; G; G01; G01R; G01R31/00; G01R31/28; G01R31/316
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
105 words
A topography monitor for an integrated circuit chip wafer comprising: an area of topography, a conformal insulator layer applied over the area of topography, and a conductive layer fabricated as a pattern in the conformal insulator layer, where the pattern is intended by design to produce two or more runs of conductor in registration with the area of topography and in close proximity to each other, wherein a depression in the area of topography causes a resistance between two runs of conductor overlying the depression to be lower than a resistance between two runs of conductor when no defect is in the area of topography.
Claim 2
Dependent Claim
105 words
A topography monitor for an integrated circuit chip wafer comprising: an area of topography, a conformal insulator layer applied over the area of topography, and a conductive layer fabricated as a pattern in the conformal insulator layer, where the pattern is intended by design to produce two or more runs of conductor in registration with the area of topography and in close proximity to each other, wherein a depression in the area of topography causes a resistance between two runs of conductor overlying the depression to be lower than a resistance between two runs of conductor when no defect is in the area of topography.
Claim 3
Dependent Claim
30 words
The topography monitor for integrated circuits of claim 1, where each of the two or more runs of conductor are electrically connected serially and as such represent one electrical node.
Claim 4
Dependent Claim
37 words
The topography monitor for integrated circuits of claim 1, wherein each of the two or more runs of conductor are by design intent electrically isolated from each other and as such represent two or more electrical nodes.
Claim 5
Dependent Claim
32 words
The topography monitor for an integrated circuit chip wafer of claim 1, wherein the area of topography presents a range of topography representative of that found across the integrated circuit chip wafer.
Claim 6
Dependent Claim
27 words
The topography monitor for an integrated circuit chip wafer of claim 1, wherein the area of topography presents a pattern factor range of 50 to 100 percent.
Claim 7
Dependent Claim
26 words
The topography monitor for an integrated circuit chip wafer of claim 1, wherein the area of topography presents a pattern factor of 65 to 95 percent.
Claim 8
Dependent Claim
28 words
The topography monitor for an integrated circuit chip wafer of claim 1, wherein the area of topography is polished prior to the application of the conformal insulator layer.
Claim 9
Dependent Claim
34 words
The topography monitor for an integrated circuit chip wafer of claim 1, wherein the area of topography is rendered coplanar by a chemical-mechanical polishing technique prior to the application of the conformal insulator layer.
Claim 10
Dependent Claim
33 words
The topography monitor for an integrated circuit chip wafer of claim 1, wherein the area of topography is rendered coplanar by an etching technique prior to the application of the conformal insulator layer.
Claim 11
Dependent Claim
136 words
A topography monitor for monitoring a process profile in an area of topography comprising: a substrate, an area of topography upon the substrate, a conformal insulator layer applied over the area of topography, and a conductive layer fabricated as a pattern upon the conformal insulator layer, where the pattern is intended by design to produce two or more runs of conductor in registration with the area of topography and in close proximity to each other and running over the area of topography, wherein the electrical characteristic of the runs of conductor indicates the process profile, so that a depression in the area of topography causes a resistance between two runs of conductor overlying the depression to be lower than a resistance between two runs of conductor when no defect is present in the area of topography.
Claim 12
Dependent Claim
136 words
A topography monitor for monitoring a process profile in an area of topography comprising: a substrate, an area of topography upon the substrate, a conformal insulator layer applied over the area of topography, and a conductive layer fabricated as a pattern upon the conformal insulator layer, where the pattern is intended by design to produce two or more runs of conductor in registration with the area of topography and in close proximity to each other and running over the area of topography, wherein the electrical characteristic of the runs of conductor indicates the process profile, so that a depression in the area of topography causes a resistance between two runs of conductor overlying the depression to be lower than a resistance between two runs of conductor when no defect is present in the area of topography.
Claim 13
Dependent Claim
37 words
The topography monitor for monitoring a process profile in an area of topography of claim 10, wherein the area of topography comprises one or more of the layers found in the fabrication of an integrated circuit device.
Claim 14
Dependent Claim
36 words
The topography monitor for monitoring a process profile in an area of topography of claim 10, wherein the area of topography comprises one or more of the layers found in the interconnection of integrated circuit devices.
References Cited (Backward Citations)
US4819038A
Cited
US4835466A
Cited
US5051690A
Cited
JPH0251245A
Cited
US4918377A
Cited
US4933635A
Cited
US5264377A
Cited
US5543633A
Cited
US5561367A
Cited
US5615216A
Cited
US5532600A
Cited
US5801394A
Cited
US5448179A
Cited
US5640099A
Cited
US5723874A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-09-13 | 2003-03-15 | 2003-09-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-09-13 | 2007-03-15 | 2007-09-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-09-13 | 2011-03-15 | 2011-09-14 | $7700.00 | Window Closed / Lapsed |