US5448179A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Screening of conductors and contacts on microelectronic devices
Assignee: United States Department of the Air Force
•
Filing: 1994-07-12
•
Granted: 1995-09-05
•
Expires: 2014-07-12
Abstract
Abstract A method is disclosed for testing or screening metal or polysilicon conductors and contacts on microelectronic devices that it uses a modified design layout for individual logic gates to enable high current density testing of all such elements used in the final functional circuit. The method uses a special metal pattern adding metal conductor paths to enable high current testing of normal conductors and contacts at an intermediate point during fabrication. The metal layer is patterned a second time to remove the high current paths and enable functional operation. This allows burn-in and screen testing to be performed at higher current densities than would otherwise be possible.
Inventors
- 👤 Daniel J. Burns
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 17:33
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/2851; G01R31/2884; G01R31/2853
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
168 words
A testing process for use in fabrication of a microelectronic device containing conducting elements, each of which have an input contact and an output contact, a testing process comprising the steps of: a first metal patterning step which forms normal conductors and contacts of the microelectronic device and adds additional conductors and contacts that form added paths which allow higher than normal current flow through the conductors and contacts which are to be tested than would be possible without the additional conductors wherein said microelectronic device is a transistor with a source terminal, a gate terminal, and a drain terminal, and wherein said first metal patterning step comprises adding additional conductors and contacts to establish a conductive path enabling testing of contacts and interconnects of the source terminal; a burn-in and screen testing step in which high current testing is performed on the conductors and contacts; and a second metal patterning step which removes the additional conductor paths and leaves the microelectronic device in its normal functional configuration.
Claim 2
Dependent Claim
168 words
A testing process for use in fabrication of a microelectronic device containing conducting elements, each of which have an input contact and an output contact, a testing process comprising the steps of: a first metal patterning step which forms normal conductors and contacts of the microelectronic device and adds additional conductors and contacts that form added paths which allow higher than normal current flow through the conductors and contacts which are to be tested than would be possible without the additional conductors wherein said microelectronic device is a transistor with a source terminal, a gate terminal, and a drain terminal, and wherein said first metal patterning step comprises adding additional conductors and contacts to establish a conductive path enabling testing of contacts and interconnects of the source terminal; a burn-in and screen testing step in which high current testing is performed on the conductors and contacts; and a second metal patterning step which removes the additional conductor paths and leaves the microelectronic device in its normal functional configuration.
Claim 3
Dependent Claim
67 words
A testing process, as defined in claim 1, wherein the high current testing performed during the burn-in and screen testing step comprises an application of a voltage difference across the conductive paths established in the metal patterning step, wherein said voltage difference has a predetermined value which results in a higher current density in the conductors and contacts to be tested than a normal operating current density.
Claim 4
Dependent Claim
168 words
A testing process for use in fabrication of a microelectronic device containing conducting elements, each of which have an input contact and an output contact, a testing process comprising the steps of: a first metal patterning step which forms normal conductors and contacts of the microelectronic device and adds additional conductors and contacts that form added paths which allow higher than normal current flow through the conductors and contacts which are to be tested than would be possible without the additional conductors wherein said microelectronic device is a transistor with a source terminal, a gate terminal, and a drain terminal, and wherein said first metal patterning step comprises adding additional conductors and contacts to establish a conductive path enabling testing of contacts and interconnects of the drain terminal; a burn-in and screen testing step in which high current testing is performed on the conductors and contacts; and a second metal patterning step which removes the additional conductor paths and leaves the microelectronic device in its normal functional configuration.
Claim 5
Dependent Claim
168 words
A testing process for use in fabrication of a microelectronic device containing conducting elements, each of which have an input contact and an output contact, a testing process comprising the steps of: a first metal patterning step which forms normal conductors and contacts of the microelectronic device and adds additional conductors and contacts that form added paths which allow higher than normal current flow through the conductors and contacts which are to be tested than would be possible without the additional conductors wherein said microelectronic device is a transistor with a source terminal, a gate terminal, and a drain terminal, and wherein said first metal patterning step comprises adding additional conductors and contacts to establish a conductive path enabling testing of contacts and interconnects of the drain terminal; a burn-in and screen testing step in which high current testing is performed on the conductors and contacts; and a second metal patterning step which removes the additional conductor paths and leaves the microelectronic device in its normal functional configuration.
Claim 6
Dependent Claim
67 words
A testing process, as defined in claim 3, wherein the high current testing performed during the burn-in and screen testing step comprises an application of a voltage difference across the conductive paths established in the metal patterning step, wherein said voltage difference has a predetermined value which results in a higher current density in the conductors and contacts to be tested than a normal operating current density.
Claim 7
Dependent Claim
168 words
A testing process for use in fabrication of a microelectronic device containing conducting elements, each of which have an input contact and an output contact, a testing process comprising the steps of: a first metal patterning step which forms normal conductors and contacts of the microelectronic device and adds additional conductors and contacts that form added paths which allow higher than normal current flow through the conductors and contacts which are to be tested than would be possible without the additional conductors wherein said microelectronic device is a transistor with a source terminal, a gate terminal, and a drain terminal, and wherein said first metal patterning step comprises adding additional conductors and contacts to establish a conductive path enabling testing of contacts and interconnects of the gate terminal; a burn-in and screen testing step in which high current testing is performed on the conductors and contacts; and a second metal patterning step which removes the additional conductor paths and leaves the microelectronic device in its normal functional configuration.
Claim 8
Dependent Claim
168 words
A testing process for use in fabrication of a microelectronic device containing conducting elements, each of which have an input contact and an output contact, a testing process comprising the steps of: a first metal patterning step which forms normal conductors and contacts of the microelectronic device and adds additional conductors and contacts that form added paths which allow higher than normal current flow through the conductors and contacts which are to be tested than would be possible without the additional conductors wherein said microelectronic device is a transistor with a source terminal, a gate terminal, and a drain terminal, and wherein said first metal patterning step comprises adding additional conductors and contacts to establish a conductive path enabling testing of contacts and interconnects of the gate terminal; a burn-in and screen testing step in which high current testing is performed on the conductors and contacts; and a second metal patterning step which removes the additional conductor paths and leaves the microelectronic device in its normal functional configuration.
Claim 9
Dependent Claim
67 words
A testing process, as defined in claim 5, wherein the high current testing performed during the burn-in and screen testing step comprises an application of a voltage difference across the conductive paths established in the metal patterning step, wherein said voltage difference has a predetermined value which results in a higher current density in the conductors and contacts to be tested than a normal operating current density.
Claim 10
Dependent Claim
160 words
A testing process for use in fabrication of a microelectronic device containing conducting elements, each of which have an input contact and an output contact, a testing process comprising the steps of: a first metal patterning step which forms normal conductors and contacts of the microelectronic device and adds additional conductors and contacts that form added paths which allow higher than normal current flow through the conductors and contacts which are to be tested than would be possible without the additional conductors wherein said microelectronic device is a power supply bus conductor path with a signal interconnect conductor path, and wherein said first metal patterning step comprises adding additional conductors and contacts to establish a conductive path enabling their testing; a burn-in and screen testing step in which high current testing is performed on the conductors and contacts; and a second metal patterning step which removes the additional conductor paths and leaves the microelectronic device in its normal functional configuration.
Claim 11
Dependent Claim
160 words
A testing process for use in fabrication of a microelectronic device containing conducting elements, each of which have an input contact and an output contact, a testing process comprising the steps of: a first metal patterning step which forms normal conductors and contacts of the microelectronic device and adds additional conductors and contacts that form added paths which allow higher than normal current flow through the conductors and contacts which are to be tested than would be possible without the additional conductors wherein said microelectronic device is a power supply bus conductor path with a signal interconnect conductor path, and wherein said first metal patterning step comprises adding additional conductors and contacts to establish a conductive path enabling their testing; a burn-in and screen testing step in which high current testing is performed on the conductors and contacts; and a second metal patterning step which removes the additional conductor paths and leaves the microelectronic device in its normal functional configuration.
Claim 12
Dependent Claim
67 words
A testing process, as defined in claim 7, wherein the high current testing performed during the burn-in and screen testing step comprises an application of a voltage difference across the conductive paths established in the metal patterning step, wherein said voltage difference has a predetermined value which results in a higher current density in the conductors and contacts to be tested than a normal operating current density.
References Cited (Backward Citations)
US3788911A
Cited
US4760032A
Cited
US4884122A
Cited
US5130644A
Cited
US5047711A
Cited
US5307010A
Cited
US5279975A
Cited
US5241266A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-09-04 | 1999-03-06 | 1999-09-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-09-04 | 2003-03-06 | 2003-09-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-09-04 | 2007-03-06 | 2007-09-05 | $7700.00 | Window Closed / Lapsed |