Patent US5949787A successfully refreshed from Google Patents.
US5949787A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multi-function FIFO counter status register
Assignee: Exar Corp
•
Filing: 1997-09-04
•
Granted: 1999-09-07
•
Expires: 2017-09-04
Abstract
Abstract A single, standard general purpose register address accesses not only the general purpose register, but, pursuant to user programming, FIFO counter status. In one embodiment, either the receive or transmit FIFO counter status can be accessed. The use of the general purpose register address for this purpose is preferably programmed using a bit from the control register on the chip.
Inventors
- 👤 Glenn A. Wegner
- 👤 Art Khachaturian
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 07:00
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/06; G06F5/10
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
194 words
An integrated circuit comprising: a FIFO memory; a first register having a first register address; a second, shadow register for storing a FIFO count; a FIFO control circuit, coupled to said FIFO memory and said second register, for storing said FIFO count in said second register; a data I/O bus; a multiplexer having inputs coupled to said first and second registers, and an output coupled to said data I/O bus; a control register coupled to said multiplexer for selecting said second, shadow register in response to a value in said control register, such that said FIFO count in said second, shadow register can be accessed by addressing said first register: a third, shadow register for storing a FIFO receive counter status, said second, shadow register storing a FIFO transmit counter status, said third, shadow register being coupled to said multiplexer and said FIFO control circuit; and a multiplexer control circuit coupled to said multiplexer and at least one bit position of said first register, said multiplexer control circuit being configured to select between said second and third shadow registers responsive to a value of said at least one bit position of said first register.
Claim 2
Dependent Claim
194 words
An integrated circuit comprising: a FIFO memory; a first register having a first register address; a second, shadow register for storing a FIFO count; a FIFO control circuit, coupled to said FIFO memory and said second register, for storing said FIFO count in said second register; a data I/O bus; a multiplexer having inputs coupled to said first and second registers, and an output coupled to said data I/O bus; a control register coupled to said multiplexer for selecting said second, shadow register in response to a value in said control register, such that said FIFO count in said second, shadow register can be accessed by addressing said first register: a third, shadow register for storing a FIFO receive counter status, said second, shadow register storing a FIFO transmit counter status, said third, shadow register being coupled to said multiplexer and said FIFO control circuit; and a multiplexer control circuit coupled to said multiplexer and at least one bit position of said first register, said multiplexer control circuit being configured to select between said second and third shadow registers responsive to a value of said at least one bit position of said first register.
Claim 3
Dependent Claim
45 words
The integrated circuit of claim 1 wherein said first register is a general purpose register, said second register is a receive FIFO status counter register, and further comprising a third register coupled to said multiplexer, said third register being a transmit FIFO status counter register.
Claim 4
Dependent Claim
71 words
The integrated circuit of claim 1 wherein two bit positions of said general purpose register are connected to said multiplexer control circuit, a first value of said two bits selecting said receive FIFO status counter register, a second value of said two bits selecting said transmit FIFO status counter register, and a third value of said two bits selecting an alternating output of said receive and transmit FIFO status counter registers.
Claim 5
Dependent Claim
13 words
The integrated circuit of claim 3 wherein said integrated circuit is a UART.
Claim 6
Dependent Claim
202 words
An integrated circuit comprising: a FIFO memory: a first general purpose register having a first register address; a second, shadow register for storing a FIFO receive counter status, said second, shadow register also having said first register address; a third, shadow register for storing a FIFO transmit counter status, said third, shadow register also having said first register address; a FIFO control circuit, coupled to said FIFO memory and said second register, for storing said FIFO count in said second register; a data I/O bus; a multiplexer having inputs coupled to said first, second and third registers, and an output coupled to said data I/O bus; and a control register having a bit coupled to said multiplexer for selecting one of said second and third shadow register in response to a value in said control register, such that said FIFO count in said second, shadow register can be accessed by addressing said first register; a multiplexer control circuit coupled to said multiplexer and at least one bit position of said first register, said multiplexer control circuit being configured to select between said second and third shadow registers responsive to a value of said at least one bit position of said first register.
Claim 7
Dependent Claim
202 words
An integrated circuit comprising: a FIFO memory: a first general purpose register having a first register address; a second, shadow register for storing a FIFO receive counter status, said second, shadow register also having said first register address; a third, shadow register for storing a FIFO transmit counter status, said third, shadow register also having said first register address; a FIFO control circuit, coupled to said FIFO memory and said second register, for storing said FIFO count in said second register; a data I/O bus; a multiplexer having inputs coupled to said first, second and third registers, and an output coupled to said data I/O bus; and a control register having a bit coupled to said multiplexer for selecting one of said second and third shadow register in response to a value in said control register, such that said FIFO count in said second, shadow register can be accessed by addressing said first register; a multiplexer control circuit coupled to said multiplexer and at least one bit position of said first register, said multiplexer control circuit being configured to select between said second and third shadow registers responsive to a value of said at least one bit position of said first register.
Claim 8
Dependent Claim
71 words
The integrated circuit of claim 5 wherein two bit positions of said general purpose register are connected to said multiplexer control circuit, a first value of said two bits selecting said receive FIFO status counter register, a second value of said two bits selecting said transmit FIFO status counter register, and a third value of said two bits selecting an alternating output of said receive and transmit FIFO status counter registers.
Claim 9
Dependent Claim
13 words
The integrated circuit of claim 5 wherein said integrated circuit is a UART.
Claim 10
Independent Claim
115 words
A method for providing a FIFO count in an integrated circuit having a FIFO memory, comprising: addressing a first register with a first register address; storing a FIFO count in a second shadow register also having said first register address; storing a control value in a control register; selecting said second, shadow register instead of said first register, in response to said control value, when said first register address is provided; storing a FIFO receive counter status in a third, shadow register; storing a FIFO transmit counter status as said FIFO count in said second, shadow register; and selecting between said second and third registers according to at least one bit of said first register.
Claim 11
Independent Claim
115 words
A method for providing a FIFO count in an integrated circuit having a FIFO memory, comprising: addressing a first register with a first register address; storing a FIFO count in a second shadow register also having said first register address; storing a control value in a control register; selecting said second, shadow register instead of said first register, in response to said control value, when said first register address is provided; storing a FIFO receive counter status in a third, shadow register; storing a FIFO transmit counter status as said FIFO count in said second, shadow register; and selecting between said second and third registers according to at least one bit of said first register.
References Cited (Backward Citations)
US4823312A
Cited
US5241660A
Cited
US4949333A
Cited
US5140679A
Cited
US5199105A
Cited
US5278956A
Cited
US5557751A
Cited
US5619544A
Cited
US5604870A
Cited
US5717870A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-09-06 | 2003-03-08 | 2003-09-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-09-06 | 2007-03-08 | 2007-09-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-09-06 | 2011-03-08 | 2011-09-07 | $7700.00 | Window Closed / Lapsed |