← Back to Patent Explorer
US5907780A Expired / Lapsed US ⏱️ 0.0 years remaining

Incorporating silicon atoms into a metal oxide gate dielectric using gas cluster ion beam implantation

Assignee: GlobalFoundries Inc
•
Filing: 1998-06-17
•
Granted: 1999-05-25
•
Expires: 2018-06-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit fabrication process is provided for forming silicon dioxide in the vacancies of a gate dielectric comprising metal oxide. The gate dielectric has a relatively high dielectric constant to promote high capacitive coupling between two conductive layers separated by the gate dielectric. The gate dielectric may be used in, e.g., a MOS transistor device or an EEPROM memory cell. The silicon dioxide is formed within the gate dielectric by first incorporating silicon atoms within the gate dielectric using gas cluster ion beam implantation. Gas cluster ion beam implantation affords shallow implantation of the silicon atoms. The gate dielectric is then annealed in a diffusion furnace while being exposed to a steam- or oxygen-bearing ambient. As a result of being heated, Si atoms react with O atoms to form SiO 2 which fills oxygen vacancies in the gate dielectric. Absent the oxygen vacancies, the gate dielectric is less likely to allow current to leak between the two conductive layers. The SiO 2 serves to terminate dangling bonds within the gate dielectric so that hot carriers and foreign species are substantially inhibited from being trapped within the gate dielectric.

Inventors

  • 👤 Mark C. Gilmer
  • 👤 Mark I. Gardner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 01:33
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/0134; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/0411; H10D64/01342; H10D64/01344; H10D64/60; H10D64/66; H10D64/665; H10D64/68; H10D64/681; H10D64/685; H10D64/691; H10D64/693; H10P; H10P30/00; H10P30/40; H01; H01J; H01J2237/00; H01J2237/06; H01J2237/08; H01J2237/0812; H10D30/60; H10D30/601; H10D64/01304; H10D64/01316; H10D64/01318; H10D64/667

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 42 words
A method for forming an integrated circuit, comprising: forming a metal oxide layer above a semiconductor substrate; supercooling a gas comprising silicon atoms to form a cluster of silicon atoms; and implanting the cluster of silicon atoms into the metal oxide layer.
Claim 2
Independent Claim 42 words
A method for forming an integrated circuit, comprising: forming a metal oxide layer above a semiconductor substrate; supercooling a gas comprising silicon atoms to form a cluster of silicon atoms; and implanting the cluster of silicon atoms into the metal oxide layer.
Claim 3
Dependent Claim 46 words
The method of claim 1, wherein the metal oxide layer comprises a dielectric selected from the group consisting of tantalum pentoxide, titanium oxide, zirconium oxide, barium titanate, barium zirconate, barium tungstate, magnesium dioxide, strontium niobate, tungsten trioxide, zinc tungstate, yttrium sesqeioxide, strontium tungstate, and strontium titanate.
Claim 4
Dependent Claim 28 words
The method of claim 1, further comprising annealing the metal oxide layer while exposing it to steam or oxygen to form silicon oxide within the metal oxide layer.
Claim 5
Dependent Claim 27 words
The method of claim 1, wherein said supercooling a gas comprises passing the gas through a nozzle into a vacuum region of less than about 100 milliTorr.
Claim 6
Dependent Claim 45 words
The method of claim 1, wherein said implanting the cluster of silicon atoms comprises: ionizing the cluster of silicon atoms; and accelerating the cluster of silicon atoms in an electric field such that the cluster of silicon atoms are forwarded to the metal oxide layer.
Claim 7
Dependent Claim 39 words
The method of claim 5, wherein the cluster of silicon atoms separate into individual silicon atoms which share a total energy of the cluster of silicon atoms when the cluster of silicon atoms pass into the metal oxide layer.
Claim 8
Dependent Claim 22 words
The method of claim 1, further comprising depositing silicon nitride across the semiconductor substrate prior to said forming a metal oxide layer.
Claim 9
Dependent Claim 44 words
The method of claim 7, wherein the metal oxide layer comprises a thickness of approximately 40 to 60 Å, and wherein the silicon atoms are implanted to a depth of approximately 25 to 30 Å below an upper surface of the metal oxide layer.
Claim 10
Dependent Claim 24 words
The method of claim 1, further comprising depositing a gate conductor across the metal oxide layer subsequent to said forming a metal oxide layer.
Claim 11
Dependent Claim 24 words
The method of claim 9, wherein the gate conductor comprises a material selected from the group consisting of polysilicon, iridium, tungsten, and tungsten nitride.
Claim 12
Dependent Claim 24 words
The method of claim 9, further comprising etching away select portions of the metal oxide layer and the gate conductor from the semiconductor substrate.
Claim 13
Dependent Claim 84 words
The method of claim 11, further comprising: implanting a first concentration of dopant into areas of the semiconductor substrate exclusive of underneath the gate conductor to form lightly doped drain areas therein; forming a pair of dielectric spacers extending laterally from opposed sidewall surfaces of the gate dielectric; and implanting a second concentration of dopant substantially greater than the first concentration of dopant into source and drain regions of the semiconductor substrate spaced laterally from the gate dielectric by the pair of dielectric spacers.
Claim 14
Dependent Claim 14 words
The method of claim 12, wherein the pair of dielectric spacers comprise silicon nitride.
Claim 15
Dependent Claim 37 words
The method of claim 1, further comprising: forming a tunnel dielectric across the semiconductor substrate; and depositing a first gate conductor across the tunnel dielectric prior to said forming a metal oxide layer above a semiconductor substrate.
Claim 16
Dependent Claim 65 words
The method of claim 14, further comprising: depositing a second gate conductor across the metal oxide layer subsequent to said forming a metal oxide layer; etching select portions of the tunnel dielectric, the first gate conductor, the metal oxide layer, and the second gate conductor to expose source and drain regions of the semiconductor substrate; and implant dopant species into the source and drain regions.

References Cited (Backward Citations)

US4120700A Cited
US4559096A Cited
US4929489A Cited
US5186718A Cited
US5070046A Cited
US5111355A Cited
US5281554A Cited
US5304503A Cited
US5246884A Cited
US5142438A Cited
US5552337A Cited
US5677015A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-05-24 2002-11-23 2003-05-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-05-24 2006-11-23 2007-05-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-05-24 2010-11-23 2011-05-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag