Patent US5880010A successfully refreshed from Google Patents.
US5880010A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ultrathin electronics
Assignee: Sun Microsystems Inc
•
Filing: 1997-01-31
•
Granted: 1999-03-09
•
Expires: 2017-01-31
Abstract
Abstract An integrated circuit and associated method for reducing total signal propagation delay as well as power consumption and thermal dissipation. The integrated circuit comprises a plurality of active layers coupled together in close proximity. In order to produce the integrated circuit, at least two active layers are removed from their respective substrate after integrated circuit processing. Some of the methods that may be used include Silicon on Insulator ("SOI") and epitaxial etch stop ("EES") processes. After removal of the active layers, at least one via is implemented on a bottom surface of each active layer in order to establish a mechanical and electrical connection between the via and its associated metal interconnects. Thereafter, the active layers are coupled together by ultrasonic welding or through nitride lamination using Titanium Nitride for conductive regions and Silicon Nitride for insulative regions.
Inventors
- 👤 Howard L. Davidson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 17:16
CPC Classifications
H; H10; H10P; H10P72/00; H10P72/70; H10P72/74; H10W; H10W20/00; H10W20/01; H10W20/021; H10W20/023; H10W20/0234; H10W20/0242; H10W20/20; H10W20/211; H10W20/218; H10W72/00; H10W72/30; H10W90/00; H10W90/20; H10W90/293; H10P72/7426; H10P72/743; H10P72/7432; H10W72/071; H10W72/073; H10W72/07331; H10W72/07337; H10W90/297; H10W90/701; H10W90/721; H10W90/722; Y; Y10; Y10S; Y10S438/00; Y10S438/975; Y10S438/977
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
199 words
A method for coupling a first active layer of a first semiconductor device and a second active layer of a second semiconductor device in which both said first and second active layers function as complete integrated circuits, the method comprising the steps of: removing said first active layer from said first semiconductor device and said second active layer from said second semiconductor device, at least the first active layer including a first layer of a transparent insulative material, a second layer of epitaxial partially deposited over said insulative material, and a metal interconnect partially placed over the first and second layer; forming a first interconnect via on a bottom surface of said first active layer by a via lamination process; forming a second interconnect via on a bottom surface of said second active layer; and joining said first active layer and said second active layer by (i) visually aligning a first pad on said first active layer with a second pad on said second active layer by viewing through a portion of the insulative material not covered by one of the second layer and metal interconnect, and (ii) electrically coupling said first active layer with said second active layer.
Claim 2
Independent Claim
199 words
A method for coupling a first active layer of a first semiconductor device and a second active layer of a second semiconductor device in which both said first and second active layers function as complete integrated circuits, the method comprising the steps of: removing said first active layer from said first semiconductor device and said second active layer from said second semiconductor device, at least the first active layer including a first layer of a transparent insulative material, a second layer of epitaxial partially deposited over said insulative material, and a metal interconnect partially placed over the first and second layer; forming a first interconnect via on a bottom surface of said first active layer by a via lamination process; forming a second interconnect via on a bottom surface of said second active layer; and joining said first active layer and said second active layer by (i) visually aligning a first pad on said first active layer with a second pad on said second active layer by viewing through a portion of the insulative material not covered by one of the second layer and metal interconnect, and (ii) electrically coupling said first active layer with said second active layer.
Claim 3
Dependent Claim
53 words
The method according to claim 1, wherein after said step of forming said first interconnect via, said method further includes the step of: electrically and mechanically coupling said first interconnect via on said bottom surface of said first active layer to a metal interconnect on a top surface of said first active layer.
Claim 4
Dependent Claim
53 words
The method according to claim 2, wherein after said step of forming said second interconnect via, said method further includes the step of: electrically and mechanically coupling said second interconnect via on said bottom surface of said second active layer to a metal interconnect on a top surface of said second active layer.
Claim 5
Dependent Claim
109 words
The method according to claim 3, wherein said joining step includes the steps of: aligning said first interconnect via of said first active layer and said second interconnect via of said second active layer so that said first pad associated with said first interconnect via of said first active layer is disposed generally opposite to said second pad associated with said second interconnect via of said second active layer; and coupling said first pad to said second pad to establish an electrical connection from said metal interconnect on said top surface of said first active layer to said metal interconnect on said top surface of said second active layer.
Claim 6
Dependent Claim
109 words
The method according to claim 3, wherein said joining step includes the steps of: aligning said first interconnect via of said first active layer and said metal interconnect of said second active layer so that said first pad associated with said first interconnect via of said first active layer is disposed generally opposite to a said second pad associated with said metal interconnect of said second active layer; and coupling said first pad to said second pad to establish an electrical connection from said metal interconnect on said top surface of said first active layer to said second interconnect via on said bottom surface of said second active layer.
Claim 7
Dependent Claim
108 words
The method according to claim 3, wherein said joining step includes the steps of: aligning said metal interconnect of said first active layer and said second interconnect via of said second active layer so that said first pad associated with said metal interconnect of said first active layer is disposed generally opposite to said second pad associated with said second interconnect via of said second active layer; and coupling said first pad to said second pad to establish an electrical connection from said first interconnect via on said bottom surface of said first active layer to said metal interconnect on said top surface of said second active layer.
Claim 8
Dependent Claim
107 words
The method according to claim 3, wherein said joining step includes the steps of: aligning said metal interconnect of said first active layer and said metal interconnect of said second active layer so that said first pad associated with said metal interconnect of said first active layer is disposed generally opposite to said second pad associated with said metal interconnect of said second active layer; and coupling said first pad to said second pad to establish an electrical connection from said first interconnect via on said bottom surface of said first active layer to said second interconnect via on said bottom surface of said second active layer.
Claim 9
Independent Claim
252 words
A method for coupling a first active layer of a first semiconductor device to a second active layer of a second semiconductor device, the method comprising the steps of: forming a first interconnect via on a bottom surface of said first active layer which is electrically and mechanically coupled to a metal interconnect placed on a top surface of said first active layer; forming a second interconnect via on a second surface of said second active layer which is electrically and mechanically coupled to a metal interconnect placed on a top surface of said first active layer; visually aligning said first interconnect via of said first active layer and said second interconnect via of said second active layer so that a pad of said first interconnect via of said first active layer is disposed generally opposite to a pad of said second interconnect via of said second active layer, said visually aligning step is accomplished by viewing through a window of insulative material unobscured by the metal interconnect within the first active layer; applying a Nitride bonding element to one of said pad of said first interconnect via and said pad of said second interconnect via; joining said pad of said first interconnect via on said bottom surface of said first active layer and said pad of said second interconnect via on said bottom surface of said second active layer to said Nitride bonding element; and activating said Nitride bonding element to couple said first active layer to said second active layer.
Claim 10
Independent Claim
252 words
A method for coupling a first active layer of a first semiconductor device to a second active layer of a second semiconductor device, the method comprising the steps of: forming a first interconnect via on a bottom surface of said first active layer which is electrically and mechanically coupled to a metal interconnect placed on a top surface of said first active layer; forming a second interconnect via on a second surface of said second active layer which is electrically and mechanically coupled to a metal interconnect placed on a top surface of said first active layer; visually aligning said first interconnect via of said first active layer and said second interconnect via of said second active layer so that a pad of said first interconnect via of said first active layer is disposed generally opposite to a pad of said second interconnect via of said second active layer, said visually aligning step is accomplished by viewing through a window of insulative material unobscured by the metal interconnect within the first active layer; applying a Nitride bonding element to one of said pad of said first interconnect via and said pad of said second interconnect via; joining said pad of said first interconnect via on said bottom surface of said first active layer and said pad of said second interconnect via on said bottom surface of said second active layer to said Nitride bonding element; and activating said Nitride bonding element to couple said first active layer to said second active layer.
Claim 11
Independent Claim
223 words
A method for creating an electronic device comprising the steps of: separating a first active layer from a first semiconductor device, said first active layer functioning as a complete integrated circuit and including a field oxide layer, an epitaxy layer partially deposited over and disjoined by the field oxide layer and a metal interconnect partially placed over said field oxide layer and said epitaxy layer allowing for at least one field oxide window to be present; forming a first interconnect via within said field oxide layer of said first active layer by undergoing a first etching process; separating a second active layer from a second semiconductor device, said second active layer including a field oxide layer, an epitaxy layer deposited over and disjoined by the field oxide layer and a metal interconnect placed over said field oxide layer and said epitaxy layer; forming a second interconnect via within said field oxide layer of said second active layer by undergoing a second etching process; and joining said first active layer and said second active layer by (i) visually aligning a first pad on said first active layer with a second pad on said second active layer by viewing through the at least one field oxide window of the first active layer, and (ii) electrically coupling said first active layer with said second active layer.
Claim 12
Independent Claim
223 words
A method for creating an electronic device comprising the steps of: separating a first active layer from a first semiconductor device, said first active layer functioning as a complete integrated circuit and including a field oxide layer, an epitaxy layer partially deposited over and disjoined by the field oxide layer and a metal interconnect partially placed over said field oxide layer and said epitaxy layer allowing for at least one field oxide window to be present; forming a first interconnect via within said field oxide layer of said first active layer by undergoing a first etching process; separating a second active layer from a second semiconductor device, said second active layer including a field oxide layer, an epitaxy layer deposited over and disjoined by the field oxide layer and a metal interconnect placed over said field oxide layer and said epitaxy layer; forming a second interconnect via within said field oxide layer of said second active layer by undergoing a second etching process; and joining said first active layer and said second active layer by (i) visually aligning a first pad on said first active layer with a second pad on said second active layer by viewing through the at least one field oxide window of the first active layer, and (ii) electrically coupling said first active layer with said second active layer.
Claim 13
Dependent Claim
53 words
The method according to claim 9, wherein prior to said step of forming said first interconnect via, the method further comprises the steps of: testing said first active layer to determine if said first active layer is operational; and testing said second active layer to determine if said second active layer is operational.
Claim 14
Dependent Claim
63 words
The method according to claim 9, wherein said step of forming said first interconnect via includes the steps of etching said field oxide layer of the first active layer to produce a feedthrough without contacting said epitaxy layer, and applying metal to said feedthrough to produce said first interconnect via establishing an electrical coupling to said metal interconnect of the first active layer.
Claim 15
Dependent Claim
63 words
The method according to claim 11, wherein said step of forming said second interconnect via includes the step of: etching said field oxide layer of the second active layer to produce a feedthrough without contacting said epitaxy layer, and applying metal to said feedthrough to produce said second interconnect via establishing an electrical coupling to said metal interconnect of the second active layer.
Claim 16
Dependent Claim
101 words
The method according to claim 12, wherein said joining step includes the steps of: aligning said first interconnect via of said first active layer and said second interconnect via of said second active layer so that said first pad associated with said first interconnect via of said first active layer is disposed generally opposite to said second pad associated with said second interconnect via of said second active layer; and coupling said first pad to said second pad to establish an electrical connection from said metal interconnect of said first active layer to said metal interconnect of said second active layer.
Claim 17
Dependent Claim
100 words
The method according to claim 12, wherein said joining step includes the steps of: aligning said first interconnect via of said first active layer and said metal interconnect of said second active layer so that said first pad associated with said first interconnect via of said first active layer is disposed generally opposite to said second pad associated with said metal interconnect of said second active layer; and coupling said first pad to said second pad to establish an electrical connection from said metal interconnect of said first active layer to said second interconnect via of said second active layer.
Claim 18
Dependent Claim
100 words
The method according to claim 12, wherein said joining step includes the steps of: aligning said metal interconnect of said first active layer and said second interconnect via of said second active layer so that said first pad associated with said metal interconnect of said first active layer is disposed generally opposite to said second pad associated with said second interconnect via of said second active layer; and coupling said first pad to said second pad to establish an electrical connection from said first interconnect via of said first active layer to said metal interconnect of said second active layer.
Claim 19
Dependent Claim
99 words
The method according to claim 12, wherein said joining step includes the steps of: aligning said metal interconnect of said first active layer and said metal interconnect of said second active layer so that said first pad associated with said metal interconnect of said first active layer is disposed generally opposite to said second pad associated with said metal interconnect of said second active layer; and coupling said first pad to said second pad to establish an electrical connection from said first interconnect via of said first active layer to said second interconnect via of said second active layer.
Claim 20
Dependent Claim
77 words
The method according to claim 9, wherein said joining step includes the steps of: visually aligning said first pad to be disposed generally opposite to said pad of said second interconnect via; applying a Nitride bonding element to at least one of said first and second pads; joining said first pad and said second pad with said Nitride bonding element; and activating said Nitride bonding element to couple said first active layer to said second active layer.
Claim 21
Dependent Claim
20 words
The method according to claim 9, wherein at least one of said separating steps includes an epitaxial etch stop process.
Claim 22
Dependent Claim
29 words
The method according to claim 1, wherein said removing step includes the step of performing an epitaxial etch stop process on one of the first and second active layers.
References Cited (Backward Citations)
US4131985A
Cited
US4954458A
Cited
US4829018A
Cited
US5087585A
Cited
US5034343A
Cited
US5229647A
Cited
US5266511A
Cited
US5453404A
Cited
US5318663A
Cited
US5503704A
Cited
US5426072A
Cited
US5382759A
Cited
US5617991A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-08 | 2002-09-07 | 2003-03-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-08 | 2006-09-07 | 2007-03-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-08 | 2010-09-07 | 2011-03-09 | $7700.00 | Window Closed / Lapsed |