Patent US5877034A successfully refreshed from Google Patents.
US5877034A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a three-dimensional integrated circuit
Assignee: Fraunhofer-Gesellschaft zur Förderung der Angewandten Forschung eV
•
Filing: 1995-09-22
•
Granted: 1999-03-02
•
Expires: 2015-09-22
Abstract
Abstract A method of making a three-dimensional integrated circuit by transferring fully processed devices from a device layer of first substrate to an auxiliary substrate, separating the auxiliary substrate and the devices thereon into individual chips, testing the chips for their functionality and mounting functioning chips on a carrier substrate in a side-by-side arrangement to form a device layer therein and thereafter mounting a further device layer on said device layer of said carrier substrate. Electrical inter-connection are formed between the devices of said to layers through passage ways in their respective substrates.
Inventors
- 👤 Peter Ramm
- 👤 Reinhold Buchner
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 12:18
CPC Classifications
H; H10; H10W; H10W90/00; H10D; H10D86/00; H10D86/01; H10W20/00; H10W20/01; H10W20/021; H10W20/023; H10W20/0234; H10P; H10P72/00; H10P72/70; H10P72/74; H10P72/743; H10W90/20; H10W90/297; H10W90/701; H10W90/721; H10W90/722
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
179 words
A method of making a three-dimensional integrated circuit, comprising the steps of: a) providing a first substrate provided at a first surface thereof with at least one first fully processed device layer comprising a plurality of first independent devices arranged in side-by-side relationship; b) testing said first independent devices for functionality and marking them to distinguish between functioning and defective devices; c) connecting a first auxiliary substrate to said first device layer; d) reducing the thickness of said first substrate from its surface opposite said first surface; e) separating said first auxiliary substrate and said first devices thereon into individual first components; f) providing a carrier substrate; g) aligning and mounting only first components with functioning first devices in side-by-side arrangement on said carrier substrate thereby to form thereon a second device layer provided with moats between adjacent components; h) removing said auxiliary substrate; i) planarizing said second device layer and said moats between said functioning first devices; and j) mounting at least one other device layer comprising second devices on said second device layer on said carrier substrate.
Claim 2
Independent Claim
179 words
A method of making a three-dimensional integrated circuit, comprising the steps of: a) providing a first substrate provided at a first surface thereof with at least one first fully processed device layer comprising a plurality of first independent devices arranged in side-by-side relationship; b) testing said first independent devices for functionality and marking them to distinguish between functioning and defective devices; c) connecting a first auxiliary substrate to said first device layer; d) reducing the thickness of said first substrate from its surface opposite said first surface; e) separating said first auxiliary substrate and said first devices thereon into individual first components; f) providing a carrier substrate; g) aligning and mounting only first components with functioning first devices in side-by-side arrangement on said carrier substrate thereby to form thereon a second device layer provided with moats between adjacent components; h) removing said auxiliary substrate; i) planarizing said second device layer and said moats between said functioning first devices; and j) mounting at least one other device layer comprising second devices on said second device layer on said carrier substrate.
Claim 3
Dependent Claim
12 words
The method of claim 1, wherein said first devices include circuit structures.
Claim 4
Dependent Claim
37 words
The method of claim 2, wherein said first surface is provided with a plurality of device layers in superposition and wherein said devices and said circuit structures in said plurality of said device layers form device stacks.
Claim 5
Dependent Claim
180 words
The method of claim 3, wherein said step of mounting at least one other device layer on said second device layer on said carrier substrate comprises the steps of: a) providing a second substrate provided on one of its surfaces with at least one third device layer comprising a plurality of second independent devices in a side-by-side arrangement; b) testing and marking said second independent devices to distinguish between functioning and defective second devices; c) connecting a second auxiliary substrate to said third device layer; d) reducing the thickness of said second substrate from its surface opposite said one surface; e) separating said second auxiliary substrate and said third devices into individual second components; f) aligning and mounting only functioning functional second components in a side-by-side arrangement with each other and in registry with said first components on said second device layer on said carrier substrate thereby forming a forth device layer with moats between adjacent second components; g) removing said second auxiliary substrate; and h) forming electrical interconnections between said second said first devices of said second device layer.
Claim 6
Dependent Claim
44 words
The method of claim 4 for making a three-dimensional integrated circuit comprising more than two superposed device layers, wherein said first substrate comprises said carrier substrate provided with a plurality of device layers mounted thereon by the steps of said method previously performed thereon.
Claim 7
Dependent Claim
12 words
The method of claim 5, wherein said carrier substrate is repeatedly utilized.
Claim 8
Dependent Claim
25 words
The method of claim 6, wherein said first and second auxiliary substrates are respectively connected to said first and third device layers by adhesion layers.
Claim 9
Dependent Claim
26 words
The method of claim 7, wherein said first and second devices are respectively mounted on said carrier substrate and said second device layer by adhesive layers.
Claim 10
Dependent Claim
24 words
The method of claim 8, wherein said adhesive layers effect passivation of the respective surfaces of said carrier substrate and said device layer thereof.
Claim 11
Dependent Claim
24 words
The method of claim 9, wherein said adhesive layers effect planarization of said respective surfaces of said carrier substrate and said device layer thereof.
Claim 12
Dependent Claim
19 words
The method of claim 10, further comprising the step of planarizing said formed moats between first and second devices.
Claim 13
Dependent Claim
21 words
The method of claim 11, wherein said electrical interconnections between said first devices and second devices are formed through passage ways.
Claim 14
Dependent Claim
20 words
The method of claim 12, wherein said reduction in thickness of said first and second substrates is provided by etching.
Claim 15
Dependent Claim
20 words
The method of claim 13, wherein said reduction in thickness of said first and second substrates is provided by grinding.
Claim 16
Dependent Claim
22 words
The method of claim 14, wherein said first and second auxiliary substrates are removed by etching away of their respective adhesion layers.
Claim 17
Dependent Claim
22 words
The method of claim 14, wherein said carrier substrate comprises a material of a group including a semiconductor material, quartz and glass.
Claim 18
Dependent Claim
22 words
The method of claim 16, wherein said auxiliary substrates comprise a material of the group including a semiconductor material, quartz and glass.
Claim 19
Dependent Claim
16 words
The method of claim 17, wherein one of said first and second substrates comprises an SOI-substrate.
Claim 20
Dependent Claim
30 words
The method of claim 2, wherein said circuit structures are covered by a passivation layer and wherein said testing is conducted by at least temporary removal of said passivation layer.
References Cited (Backward Citations)
US4939568A
Cited
US4954875A
Cited
US5192716A
Cited
US5104820A
Cited
US5087585A
Cited
US5256562A
Cited
US5376561A
Cited
US5434433A
Cited
US5489538A
Cited
US5324687A
Cited
US5455202A
Cited
US5591678A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-01 | 2002-08-31 | 2003-03-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-01 | 2006-08-31 | 2007-03-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-01 | 2010-08-31 | 2011-03-02 | $7700.00 | Window Closed / Lapsed |