Patent US5847460A successfully refreshed from Google Patents.
US5847460A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Submicron contacts and vias in an integrated circuit
Assignee: STMicroelectronics lnc USA
•
Filing: 1995-12-19
•
Granted: 1998-12-08
•
Expires: 2015-12-19
Abstract
Abstract A method is provided of forming a small geometry via or contact of a semiconductor integrated circuit, and an integrated circuit formed according to the same, is disclosed. According to a first disclosed embodiment, an opening is formed partially through an insulating layer overlying a conductive region. Sidewall spacers are formed along the sidewalls of the opening. The remaining insulating layer is etched to expose the underlying conductive region. The contact dimension of the opening is smaller than the opening which can be printed from modern photolithography techniques. According to an alternate embodiment, the opening in the insulating layer expose the underlying conductive region. A polysilicon layer is formed over the insulating layer and in the opening. The polysilicon is oxidized to form a thick oxide in the opening and is etched back to form oxidized polysilicon sidewall spacers which decrease the contact dimension of the opening. According to a further alternate embodiment, an etch stop layer is formed between the insulating layer and conductive region and an opening is formed in the insulating layer exposing the etch stop layer. A sidewall spacer film is formed over the insulating layer and the etch stop layer, both layers having a similar etch rate for a given etchant. The etch stop and spacer layers are etched in the opening to expose the underlying conductive layer thereby forming a contiguous sidewall spacer and etch stop layer on the sides of and under the insulating layer, thereby decreasing the contact dimension of the opening.
Inventors
- 👤 Fu-Tai Liou
- 👤 Mehdi Zamanian
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:55
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/074; H10W20/076; H10W20/081; H10W20/084
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
95 words
An integrated circuit, comprising: a conductive element; an insulating layer overlying the conductive element, having a contact opening therethrough to expose a portion of the conductive element; an etch stop layer disposed between the conductive element and the insulating layer and extending partially into the contact opening adjacent sidewalls of the contact opening; and sidewall spacers adjacent the sidewalls of the opening and overlying the etch stop layer extending into the opening, wherein the sidewall spacers have a width equal to a width of the portion of the etch stop layer extending into the opening.
Claim 2
Dependent Claim
95 words
An integrated circuit, comprising: a conductive element; an insulating layer overlying the conductive element, having a contact opening therethrough to expose a portion of the conductive element; an etch stop layer disposed between the conductive element and the insulating layer and extending partially into the contact opening adjacent sidewalls of the contact opening; and sidewall spacers adjacent the sidewalls of the opening and overlying the etch stop layer extending into the opening, wherein the sidewall spacers have a width equal to a width of the portion of the etch stop layer extending into the opening.
Claim 3
Dependent Claim
44 words
The integrated circuit of claim 1, wherein the etch stop layer has substantially the same etch rate as the sidewall spacers for a given etchant, and wherein the etch rate is different than the etch rate of the conductive layer for a given etchant.
Claim 4
Dependent Claim
50 words
The integrated circuit of claim 1, wherein the etch rate of the sidewall spacers is substantially the same as the etch rate of the etch stop layer for a given etchant, and wherein the etch rate is different than the etch rate of the insulating layer for a given etchant.
Claim 5
Dependent Claim
13 words
The integrated circuit of claim 1, wherein the etch stop layer comprises nitride.
Claim 6
Dependent Claim
12 words
The integrated circuit of claim 1, wherein the sidewall spacers comprise nitride.
Claim 7
Dependent Claim
131 words
An integrated circuit comprising: a conductive element; an insulating layer overlying the conductive element, having a contact opening therethrough to expose a portion of the insulating layer and a portion of the conductive element; the opening having stepped sidewalls each having a substantially vertical top portion extending from an upper surface of the insulating layer and adjacent to a substantially vertical bottom portion extending to the exposed portion of the conductive element, wherein the bottom portion is narrower than the top portion; sidewall spacers adjacent to the top portions of the sidewalls of the opening and overlying the exposed portion of the insulating layer, wherein the sidewall spacers have a width equal to one half a difference between a width of the top portion and a width of the bottom portion.
Claim 8
Dependent Claim
131 words
An integrated circuit comprising: a conductive element; an insulating layer overlying the conductive element, having a contact opening therethrough to expose a portion of the insulating layer and a portion of the conductive element; the opening having stepped sidewalls each having a substantially vertical top portion extending from an upper surface of the insulating layer and adjacent to a substantially vertical bottom portion extending to the exposed portion of the conductive element, wherein the bottom portion is narrower than the top portion; sidewall spacers adjacent to the top portions of the sidewalls of the opening and overlying the exposed portion of the insulating layer, wherein the sidewall spacers have a width equal to one half a difference between a width of the top portion and a width of the bottom portion.
Claim 9
Dependent Claim
17 words
The integrated circuit of claim 6, wherein the insulating layer has a thickness of approximately 0.5 μm.
Claim 10
Dependent Claim
15 words
The integrated circuit of claim 6, wherein the insulating layer comprises a single insulating layer.
Claim 11
Dependent Claim
12 words
The integrated circuit of claim 8, wherein the single layer comprises BPSG.
Claim 12
Dependent Claim
12 words
The integrated circuit of claim 8, wherein the single layer comprises oxide.
Claim 13
Dependent Claim
14 words
The integrated circuit of claim 6, wherein the insulating layer comprises multiple insulating layers.
Claim 14
Dependent Claim
14 words
The integrated circuit of claim 6, wherein the insulating layer comprises BPSG overlying oxide.
Claim 15
Dependent Claim
19 words
The integrated circuit of claim 6, wherein the conductive layer has a thickness of approximately 2000 to 7000 angstroms.
Claim 16
Dependent Claim
13 words
The integrated circuit of claim 6, wherein the conductive layer comprises a metal.
Claim 17
Dependent Claim
12 words
The integrated circuit of claim 6, wherein the conductive layer comprises polysilicon.
Claim 18
Dependent Claim
17 words
The integrated circuit of claim 6, wherein the conductive layer comprises a diffused region in a substrate.
Claim 19
Dependent Claim
28 words
The integrated circuit of claim 6, wherein the insulating layer comprises a thin conformal oxide layer overlying a thick insulating layer and a portion of the conductive layer.
Claim 20
Dependent Claim
19 words
The integrated circuit of claim 6, wherein each sidewall spacer has a thickness of approximately 200 to 1000 angstroms.
Claim 21
Dependent Claim
13 words
The integrated circuit of claim 6, wherein the sidewall spacers comprise an oxide.
Claim 22
Dependent Claim
13 words
The integrated circuit of claim 6, wherein the sidewall spacers comprise a nitride.
References Cited (Backward Citations)
US3801880A
Cited
JPS5750429A
Cited
US4720908A
Cited
US4656732A
Cited
US4677739A
Cited
JPS62133713A
Cited
US5067002A
Cited
US4960732A
Cited
GB2206729A
Cited
US4962414A
Cited
US5194929A
Cited
US4994410A
Cited
US4837183A
Cited
JPH01289142A
Cited
US5106781A
Cited
US5094979A
Cited
EP0388563A1
Cited
US5117273A
Cited
US5270254A
Cited
EP0524818A1
Cited
WO1993009566A1
Cited
JPH0629406A
Cited
US5437763A
Cited
US5321211A
Cited
US5408130A
Cited
US5604367A
Cited
US5512785A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-12-07 | 2002-06-08 | 2002-12-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-12-07 | 2006-06-08 | 2006-12-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-12-07 | 2010-06-08 | 2010-12-08 | $7700.00 | Window Closed / Lapsed |