US5793058A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multi-gate offset source and drain field effect transistors and methods of operating same
Assignee: Samsung Display Co Ltd
•
Filing: 1996-07-31
•
Granted: 1998-08-11
•
Expires: 2016-07-31
Abstract
Abstract A field effect transistor includes laterally spaced apart source and drain regions in a substrate, laterally spaced apart undoped regions in the substrate between the laterally spaced apart source and drain regions, a doped channel region in the substrate between the laterally spaced apart undoped regions, and a gate insulating layer on the substrate. A main gate is on the gate insulating layer opposite the channel, and first and second sub gates are on the gate insulating layer, a respective one of which is opposite a respective one of the spaced apart undoped regions. The first and second sub gates are laterally spaced apart from and electrically insulated from the main gate. The transistor may be formed by patterning a photoresist layer and a gate layer to form a main gate and first and second sub gates, reflowing the photoresist into the lateral space between the main gate and the first and second sub gates, etching the gate insulating layer using the reflowed photoresist as a mask, and implanting ions into the substrate to form source and drain regions using the etched gate insulating layer as a mask.
Inventors
- 👤 Min-Koo Han
- 👤 Byung-Hyuk Min
- 👤 Cheol-Min Park
- 👤 Keun-Ho Jang
- 👤 Jae-Hong Jun
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 01:51
CPC Classifications
H; H10; H10D; H10D48/00; H10D48/30; H10D48/32; H10D48/34; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0321; H10D30/60; H10D30/601; H10D30/611; H10D30/67; H10D30/6704; H10D30/6713; H10D30/6715; H10D30/6729; H10D30/673; H10D30/6733; H10D30/68
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
111 words
A field effect transistor comprising: laterally spaced apart source and drain regions in a substrate; laterally spaced apart undoped regions in said substrate, between said laterally spaced apart source and drain regions; a channel region in said substrate, between said laterally spaced apart undoped regions; a gate insulating layer on said substrate; a main gate on said gate insulating layer, opposite said channel region; and first and second floating sub gates on said gate insulating layer, a respective one of which is opposite a respective one of said spaced apart undoped regions, said first and second floating sub gates being laterally spaced apart from said main gate and being electrically floating.
Claim 2
Dependent Claim
111 words
A field effect transistor comprising: laterally spaced apart source and drain regions in a substrate; laterally spaced apart undoped regions in said substrate, between said laterally spaced apart source and drain regions; a channel region in said substrate, between said laterally spaced apart undoped regions; a gate insulating layer on said substrate; a main gate on said gate insulating layer, opposite said channel region; and first and second floating sub gates on said gate insulating layer, a respective one of which is opposite a respective one of said spaced apart undoped regions, said first and second floating sub gates being laterally spaced apart from said main gate and being electrically floating.
Claim 3
Dependent Claim
66 words
A field effect transistor according to claim 1 wherein said substrate includes a layer comprising polycrystalline silicon or amorphous silicon, and wherein said laterally spaced apart source and drain regions, said laterally spaced apart undoped regions and said channel region are in said layer comprising polycrystalline silicon or amorphous silicon, and wherein said gate insulating layer is on said layer comprising polycrystalline silicon or amorphous silicon.
Claim 4
Dependent Claim
41 words
A field effect transistor according to claim 2 wherein said gate insulating layer extends laterally on said channel region and on said laterally spaced apart undoped regions, but does not extend laterally on said laterally spaced apart source and drain regions.
Claim 5
Dependent Claim
124 words
A field effect transistor comprising: laterally spaced apart source and drain regions in a substrate and a channel region in said substrate therebetween; a gate insulating layer on said substrate; a main gate on said gate insulating layer, opposite said channel region; and first and second floating sub rates on said gate insulating layer, said first and second floating sub gates being laterally spaced apart from said main gate and being electrically floating; wherein said substrate includes a layer comprising polycrystalline silicon or amorphous silicon, wherein said laterally spaced apart source and drain regions and said channel region are in said layer comprising polycrystalline silicon or amorphous silicon, and wherein said gate insulating layer is on said layer comprising polycrystalline silicon or amorphous silicon.
Claim 6
Dependent Claim
124 words
A field effect transistor comprising: laterally spaced apart source and drain regions in a substrate and a channel region in said substrate therebetween; a gate insulating layer on said substrate; a main gate on said gate insulating layer, opposite said channel region; and first and second floating sub rates on said gate insulating layer, said first and second floating sub gates being laterally spaced apart from said main gate and being electrically floating; wherein said substrate includes a layer comprising polycrystalline silicon or amorphous silicon, wherein said laterally spaced apart source and drain regions and said channel region are in said layer comprising polycrystalline silicon or amorphous silicon, and wherein said gate insulating layer is on said layer comprising polycrystalline silicon or amorphous silicon.
Claim 7
Dependent Claim
98 words
A field effect transistor comprising: laterally spaced apart source and drain regions in a substrate, and a channel region in said substrate therebetween, a gate insulating layer on said substrate; a main gate on said gate insulating layer, opposite said channel region; and first and second floating sub gates on said gate insulating layer, said first and second floating sub gates being laterally spaced apart from said main gate and being electrically floating; wherein said gate insulating layer extends laterally on said channel region, but does not extend laterally on said laterally spaced apart source and drain regions.
Claim 8
Dependent Claim
98 words
A field effect transistor comprising: laterally spaced apart source and drain regions in a substrate, and a channel region in said substrate therebetween, a gate insulating layer on said substrate; a main gate on said gate insulating layer, opposite said channel region; and first and second floating sub gates on said gate insulating layer, said first and second floating sub gates being laterally spaced apart from said main gate and being electrically floating; wherein said gate insulating layer extends laterally on said channel region, but does not extend laterally on said laterally spaced apart source and drain regions.
Claim 9
Dependent Claim
99 words
A field effect transistor comprising: a thin film including laterally spaced apart source and drain regions therein, laterally spaced apart undoped regions therein, between said laterally spaced apart source and drain regions, and a channel region therein, between said laterally spaced apart undoped regions; a gate insulating layer on said thin film; a main gate on said gate insulating layer, opposite said channel region; and a floating sub gate on said gate insulating layer, opposite one of said laterally spaced apart undoped regions, said floating sub gate being laterally spaced apart from said main gate and being electrically floating.
Claim 10
Dependent Claim
99 words
A field effect transistor comprising: a thin film including laterally spaced apart source and drain regions therein, laterally spaced apart undoped regions therein, between said laterally spaced apart source and drain regions, and a channel region therein, between said laterally spaced apart undoped regions; a gate insulating layer on said thin film; a main gate on said gate insulating layer, opposite said channel region; and a floating sub gate on said gate insulating layer, opposite one of said laterally spaced apart undoped regions, said floating sub gate being laterally spaced apart from said main gate and being electrically floating.
Claim 11
Dependent Claim
56 words
A field effect transistor according to claim 6 further comprising: a second floating sub gate on said gate insulating layer opposite the other of said laterally spaced apart undoped regions, said second sub gate being laterally spaced apart from said main gate and from said floating sub gate, said second floating sub gate being electrically floating.
Claim 12
Dependent Claim
18 words
A field effect transistor according to claim 7 wherein said thin film includes polycrystalline silicon or amorphous silicon.
Claim 13
Dependent Claim
43 words
A field effect transistor according to claim 8 wherein said gate insulating layer extends laterally on said channel region and extends laterally on said laterally spaced apart undoped regions, but does not extend laterally on said laterally spaced apart source and drain regions.
Claim 14
Dependent Claim
46 words
A field effect transistor according to claim 9 wherein said main gate has lateral width which is same as said channel region and wherein said sub gate and said second sub gate each have lateral width which is same as said laterally spaced apart undoped regions.
Claim 15
Dependent Claim
79 words
A field effect transistor comprising: a thin film including laterally spaced apart source and drain regions therein and a channel region therein between said laterally spaced apart source and drain regions; a gate insulating layer on said thin film; a main gate on said gate insulating layer, opposite said thin film; and a floating sub gate region on said gate insulating layer, said floating sub gate again being laterally spaced apart from said main gate and being electrically floating.
Claim 16
Dependent Claim
79 words
A field effect transistor comprising: a thin film including laterally spaced apart source and drain regions therein and a channel region therein between said laterally spaced apart source and drain regions; a gate insulating layer on said thin film; a main gate on said gate insulating layer, opposite said thin film; and a floating sub gate region on said gate insulating layer, said floating sub gate again being laterally spaced apart from said main gate and being electrically floating.
Claim 17
Dependent Claim
54 words
A field effect transistor according to claim 11 further comprising: a second floating sub gate on said gate insulating layer and laterally spaced apart from said main gate, said second floating sub gate being laterally spaced apart from said main gate and said floating sub gate, said second floating sub gate being electrically floating.
Claim 18
Dependent Claim
18 words
A field effect transistor according to claim 12 wherein said thin film includes polycrystalline silicon or amorphous silicon.
Claim 19
Independent Claim
137 words
A method of operating a field effect transistor comprising laterally spaced apart source and drain regions in a substrate; laterally spaced apart undoped regions in said substrate, between said laterally spaced apart source and drain regions; a channel region in said substrate, between said laterally spaced apart undoped regions; a gate insulating layer on said substrate; a main gate on said gate insulating layer, opposite said channel region; and first and second sub gates on said gate insulating layer, a respective one of which is opposite a respective one of said spaced apart undoped regions, said first and second sub gates being laterally spaced apart from, and electrically insulated from, said main gate; said operating method comprising the step of: applying a signal to said main gate while maintaining said first and second sub gates electrically floating.
Claim 20
Independent Claim
137 words
A method of operating a field effect transistor comprising laterally spaced apart source and drain regions in a substrate; laterally spaced apart undoped regions in said substrate, between said laterally spaced apart source and drain regions; a channel region in said substrate, between said laterally spaced apart undoped regions; a gate insulating layer on said substrate; a main gate on said gate insulating layer, opposite said channel region; and first and second sub gates on said gate insulating layer, a respective one of which is opposite a respective one of said spaced apart undoped regions, said first and second sub gates being laterally spaced apart from, and electrically insulated from, said main gate; said operating method comprising the step of: applying a signal to said main gate while maintaining said first and second sub gates electrically floating.
Claim 21
Dependent Claim
64 words
A method according to claim 14 wherein said substrate includes a layer comprising polycrystalline silicon or amorphous silicon, and wherein said laterally spaced apart source and drain regions, said laterally spaced apart undoped regions and said channel region are in said layer comprising polycrystalline silicon or amorphous silicon, and wherein said gate insulating layer is on said layer comprising polycrystalline silicon or amorphous silicon.
Claim 22
Independent Claim
150 words
A method of operating a field effect transistor comprising laterally spaced apart source and drain regions in a substrate, and a channel region in said substrate therebetween; a gate insulating layer on said substrate; a main gate on said gate insulating layer, opposite said channel region; and first and second sub gates on said gate insulating layer, said first and second sub gates being electrically insulated from, and laterally spaced apart from, said main gate, said operating method comprising the step of: applying a signal to said main gate while maintaining said first and second sub gates electrically floating wherein said substrate includes a layer comprising polycrystalline silicon or amorphous silicon, wherein said laterally spaced apart source and drain regions and said channel region are in said layer comprising polycrystalline silicon or amorphous silicon, and wherein said gate insulating layer is on said layer comprising polycrystalline silicon or amorphous silicon.
Claim 23
Independent Claim
150 words
A method of operating a field effect transistor comprising laterally spaced apart source and drain regions in a substrate, and a channel region in said substrate therebetween; a gate insulating layer on said substrate; a main gate on said gate insulating layer, opposite said channel region; and first and second sub gates on said gate insulating layer, said first and second sub gates being electrically insulated from, and laterally spaced apart from, said main gate, said operating method comprising the step of: applying a signal to said main gate while maintaining said first and second sub gates electrically floating wherein said substrate includes a layer comprising polycrystalline silicon or amorphous silicon, wherein said laterally spaced apart source and drain regions and said channel region are in said layer comprising polycrystalline silicon or amorphous silicon, and wherein said gate insulating layer is on said layer comprising polycrystalline silicon or amorphous silicon.
Claim 24
Independent Claim
125 words
A method of operating a field effect transistor comprising a thin film including laterally spaced apart source and drain regions therein, laterally spaced apart undoped regions therein, between said laterally spaced apart source and drain regions, and a channel region therein, between said laterally spaced apart undoped regions; a gate insulating layer on said thin film; a main gate on said gate insulating layer, opposite said channel region; and a sub gate on said gate insulating layer, opposite one of said laterally spaced apart undoped regions, said sub gate being laterally spaced apart from, and electrically insulated from, said main gate, said operating method comprising the step of: applying a signal to said main gate while maintaining said first and second sub gates electrically floating.
Claim 25
Independent Claim
125 words
A method of operating a field effect transistor comprising a thin film including laterally spaced apart source and drain regions therein, laterally spaced apart undoped regions therein, between said laterally spaced apart source and drain regions, and a channel region therein, between said laterally spaced apart undoped regions; a gate insulating layer on said thin film; a main gate on said gate insulating layer, opposite said channel region; and a sub gate on said gate insulating layer, opposite one of said laterally spaced apart undoped regions, said sub gate being laterally spaced apart from, and electrically insulated from, said main gate, said operating method comprising the step of: applying a signal to said main gate while maintaining said first and second sub gates electrically floating.
Claim 26
Dependent Claim
16 words
A method according to claim 17 wherein said thin film includes polycrystalline silicon or amorphous silicon.
Claim 27
Independent Claim
102 words
A method of operating a field effect transistor comprising a thin film including laterally spaced apart source and drain regions therein and a channel region therein between said laterally spaced apart source and drain regions; a gate insulating layer on said thin film; a main gate on said gate insulating layer, opposite said thin film; and a sub gate region on said gate insulating layer, said sub gate being laterally spaced apart from, and electrically insulated from said main gate, said operating method comprising the step of: applying a signal to said main gate while maintaining said sub gate region electrically floating.
Claim 28
Independent Claim
102 words
A method of operating a field effect transistor comprising a thin film including laterally spaced apart source and drain regions therein and a channel region therein between said laterally spaced apart source and drain regions; a gate insulating layer on said thin film; a main gate on said gate insulating layer, opposite said thin film; and a sub gate region on said gate insulating layer, said sub gate being laterally spaced apart from, and electrically insulated from said main gate, said operating method comprising the step of: applying a signal to said main gate while maintaining said sub gate region electrically floating.
References Cited (Backward Citations)
US4319263A
Cited
US4945067A
Cited
US5410172A
Cited
US5124769A
Cited
US5198379A
Cited
US5208476A
Cited
JPH0476955A
Cited
US5250835A
Cited
US5521107A
Cited
US5446304A
Cited
US5235189A
Cited
JPH05226662A
Cited
US5581102A
Cited
US5430320A
Cited
US5488005A
Cited
US5440158A
Cited
US5548132A
Cited
US5511036A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-08-10 | 2002-02-09 | 2002-08-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-08-10 | 2006-02-09 | 2006-08-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-08-10 | 2010-02-09 | 2010-08-11 | $7700.00 | Window Closed / Lapsed |