US4319263A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Double level polysilicon series transistor devices
Assignee: Texas Instruments Inc
•
Filing: 1979-12-10
•
Granted: 1982-03-09
•
Expires: 1999-12-10
Abstract
Abstract A plurality of MOS transistors are formed as an integrated semiconductor device, adjacent transistors sharing a common source/drain region which is created by the edges of inverted regions beneath the gates of the transistors. These gates are first and second level polysilicon, with the second partly overlapping the first. On the opposite ends, the source and drain regions are formed by diffusion using the oxide under the first and second level poly as the diffusion mask.
Inventors
- 👤 G. R. Mohan Rao
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 17:43
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4091; H; H10; H10D; H10D30/00; H10D30/60; H10D30/611; H10D64/00; H10D64/01; H10D64/031; H10D64/035; H10D64/60; H10D64/66; H10D64/661; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/83125; H10D84/83138
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
207 words
A semiconductor device comprising a plurality of series-connected transistors formed in a face of a semiconductor body, each transistor having a source-to-drain path and a conductive gate, a thin inversion layer being formed beneath the conductive gate of each transistor when a gate voltage greater than a threshold is applied, an inner end of the source-to-drain path of each of the transistors being integrally connected in series with an inner end of the source-to-drain path of an adjacent one of the transistors via said inversion layer, the source or drain of each of the transistors at said inner end of the source-to-drain paths being formed by the edge of said inversion layer beneath the gate of said adjacent one of the transistors, the gate of at least one of the transistors being adjacent to and partially overlying the gate of an adjacent one of the transistors but insulated therefrom by an insulating layer, a pair of heavily-doped regions in the face in the semiconductor body at outer ends of the source-to-drain paths of two of the transistors forming sources or drains adjacent edges of said conductive gates, there being no heavily-doped source or drain region in the face of the semiconductor body between adjacent ones of transistors.
Claim 2
Dependent Claim
207 words
A semiconductor device comprising a plurality of series-connected transistors formed in a face of a semiconductor body, each transistor having a source-to-drain path and a conductive gate, a thin inversion layer being formed beneath the conductive gate of each transistor when a gate voltage greater than a threshold is applied, an inner end of the source-to-drain path of each of the transistors being integrally connected in series with an inner end of the source-to-drain path of an adjacent one of the transistors via said inversion layer, the source or drain of each of the transistors at said inner end of the source-to-drain paths being formed by the edge of said inversion layer beneath the gate of said adjacent one of the transistors, the gate of at least one of the transistors being adjacent to and partially overlying the gate of an adjacent one of the transistors but insulated therefrom by an insulating layer, a pair of heavily-doped regions in the face in the semiconductor body at outer ends of the source-to-drain paths of two of the transistors forming sources or drains adjacent edges of said conductive gates, there being no heavily-doped source or drain region in the face of the semiconductor body between adjacent ones of transistors.
Claim 3
Dependent Claim
26 words
A semiconductor device according to claim 1 wherein the semiconductor body is P-type silicon, the conductive gates are polycrystalline silicon, and the heavily-doped regions are N-type.
Claim 4
Dependent Claim
29 words
A semiconductor device according to claim 1 wherein the heavily-doped source or drain at said outer ends of the source-to-drain paths are self-aligned with edges of said conductive gates.
Claim 5
Dependent Claim
38 words
A semiconductor device according to claim 1 wherein the plurality of transistors include three transistors and the conductive gate of the inner one of the three is overlapped by the gates of the outer two of the three.
Claim 6
Dependent Claim
38 words
A semiconductor device according to claim 4 wherein the conductive gates are polycrystalline silicon, the insulating layer is thermal silicon oxide, the semiconductor body is silicon of one type and the heavily-doped regions are of the opposite type.
Claim 7
Dependent Claim
188 words
A semiconductor device comprising three series-connected transistors formed in a face of a semiconductor body, each transistor having a source-to-drain path and a conductive gate, a thin inversion layer being formed beneath the conductive gate of each transistor when a gate voltage greater than a threshold is applied, an inner end of the source-to-drain path of each of the transistors being integrally connected in series with an inner end of the source-to-drain path of an adjacent one of the transistors via said inversion layers, the source or drain of each of the trasistors at said inner end of the source-to-drain paths being formed by the edge of said inversion layer beneath the gate of said adjacent one of the transistors, the gate of at least one of the transistors partially overlying the gate of an adjacent one of the transistors but insulated therefrom by an insulating layer, heavily-doped regions in the face in the semiconductor body at outer ends of the source-to-drain paths of the transistors forming sources or drains, there being no heavily-doped source or drain region in the face of the semiconductor body between adjacent trasistors.
Claim 8
Dependent Claim
188 words
A semiconductor device comprising three series-connected transistors formed in a face of a semiconductor body, each transistor having a source-to-drain path and a conductive gate, a thin inversion layer being formed beneath the conductive gate of each transistor when a gate voltage greater than a threshold is applied, an inner end of the source-to-drain path of each of the transistors being integrally connected in series with an inner end of the source-to-drain path of an adjacent one of the transistors via said inversion layers, the source or drain of each of the trasistors at said inner end of the source-to-drain paths being formed by the edge of said inversion layer beneath the gate of said adjacent one of the transistors, the gate of at least one of the transistors partially overlying the gate of an adjacent one of the transistors but insulated therefrom by an insulating layer, heavily-doped regions in the face in the semiconductor body at outer ends of the source-to-drain paths of the transistors forming sources or drains, there being no heavily-doped source or drain region in the face of the semiconductor body between adjacent trasistors.
Claim 9
Dependent Claim
20 words
A device according to claim 6 wherein the three transistors comprise a memory cell having first, second and third transistors.
Claim 10
Dependent Claim
24 words
A device according to claim 7 wherein the second transistor is positioned between the first and third transistors and functions as a storage capacitor.
Claim 11
Dependent Claim
54 words
A device according to to claim 8 wherein the second transistor has a fixed bias on its gate, the first transistor has an address voltage applied to its gate and functions as an access transistor, and the third transistor has a clock voltage applied to its gate and functions to predischarge the storage capacitor.
Claim 12
Dependent Claim
32 words
A device according to claim 9 wherein the semiconductor body is P-type silicon, the heavily-doped regions are N-type, the conductive gates are polycrystalline silicon, and the insulating layer is thermal silicon oxide.
References Cited (Backward Citations)
US4084108A
Cited
US4099196A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-03-08 | 1985-09-07 | 1986-03-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-03-08 | 1989-09-07 | 1990-03-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-03-08 | 1993-09-07 | 1994-03-09 | $7700.00 | Window Closed / Lapsed |