← Back to Patent Explorer
US5446304A Expired / Lapsed US ⏱️ 0.0 years remaining

Insulated-gate-type field effect transistor which has subgates that have different spacing from the substrate than the main gate

Assignee: Sony Corp
•
Filing: 1994-09-29
•
Granted: 1995-08-29
•
Expires: 2014-09-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An active layer of an insulated-gate type field effect transistor is formed by a thin film of an intrinsic polycrystalline semiconductor and a source electrode and a drain electrode are formed on the active layer. A source region and a drain region are not formed in the active layer. A main gate electrode is formed on a gate insulating film of a portion between the source electrode and the drain electrode. Subgate electrodes are formed on the gate insulating film in a portion between the source electrode and the main gate electrode and a portion between the drain electrode and the main gate electrode, respectively.

Inventors

  • 👤 Toshiyuki Sameshima
  • 👤 Naoki Sano
  • 👤 Dharam P. Gosain
  • 👤 Setsuo Usui

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 02:02
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D12/00; H10D12/411; H10D30/00; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6733; H10D30/6734; H10D30/674; H10P; H10P32/00; H10P32/30; H10P32/302

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 258 words
An insulated-gate type field effect transistor comprising: an active layer made of a semiconductor of a low impurity concentration; a source electrode and a drain electrode formed on said active layer and each of said source electrode and said drain electrode made of a metal conducting film; a main gate electrode formed between said source electrode and said drain electrode on a gate insulating film so as to face said active layer; a first subgate electrode formed between said drain electrode and said main gate electrode in said gate insulating film and spaced closer to said active layer than said main gate electrode; and a second subgate electrode formed between said source electrode and said main gate electrode in said gate insulating film and spaced closer to said active layer than said main gate electrode and said first and second subgate electrodes symmetrically arranged relative to said main gate electrode, and the thickness of said gate insulating film between a first edge of said main gate electrode and a first edge of said first subgate electrode and the thickness of said gate insulating film between a second edge of said main gate electrode and a first edge of said second subgate electrode being thinner than the thickness of said gate insulating film between a second edge of said first subgate electrode and said active layer and the thickness of said gate insulating film between a second edge of second subgate electrode and said active layer, and a planar channel formed between said source electrode and said drain electrode.
Claim 2
Dependent Claim 258 words
An insulated-gate type field effect transistor comprising: an active layer made of a semiconductor of a low impurity concentration; a source electrode and a drain electrode formed on said active layer and each of said source electrode and said drain electrode made of a metal conducting film; a main gate electrode formed between said source electrode and said drain electrode on a gate insulating film so as to face said active layer; a first subgate electrode formed between said drain electrode and said main gate electrode in said gate insulating film and spaced closer to said active layer than said main gate electrode; and a second subgate electrode formed between said source electrode and said main gate electrode in said gate insulating film and spaced closer to said active layer than said main gate electrode and said first and second subgate electrodes symmetrically arranged relative to said main gate electrode, and the thickness of said gate insulating film between a first edge of said main gate electrode and a first edge of said first subgate electrode and the thickness of said gate insulating film between a second edge of said main gate electrode and a first edge of said second subgate electrode being thinner than the thickness of said gate insulating film between a second edge of said first subgate electrode and said active layer and the thickness of said gate insulating film between a second edge of second subgate electrode and said active layer, and a planar channel formed between said source electrode and said drain electrode.

References Cited (Backward Citations)

FR1505959A Cited
US4319263A Cited
JPS60226180A Cited
JPS60233859A Cited
EP0197531A2 Cited
US5124769A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-08-28 1999-02-27 1999-08-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-08-28 2003-02-27 2003-08-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-08-28 2007-02-27 2007-08-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag