US5124769A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Thin film transistor
Assignee: NTT Inc
•
Filing: 1991-03-01
•
Granted: 1992-06-23
•
Expires: 2011-03-01
Abstract
Abstract The thin film transistor comprises source and drain regions, a channel forming region formed between the source and drain regions, a first (main) gate for turning on or off the transistor, and in particular at least one second (sub-) gate for reducing turn-off leakage current. When the n-channel transistor is turned off, for example, a negative voltage is applied to the main gate to form a p-channel layer in the channel forming region under the main gate and a positive voltage is applied to the subgate to form an n-channel layer in the channel forming region under the subgate, for instance, so that a pn junction can be formed between under the main gate and the subgate to reduce the turn-off leakage current. The above-mentioned disclosure can be clearly applied to p-channel transistors. Further, the above four-terminal transistor can be simply modified to a three-terminal transistor by connecting the main gate to the subgate via a diode or a capacitor or by directly connecting the drain region to the subgate. Further, the above three-terminal transistor can be manufactured in accordance with only the ordinary device manufacturing process.
Inventors
- 👤 Keiji Tanaka
- 👤 Kenji Nakazawa
- 👤 Shiro Suyama
- 👤 Kinya Kato
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 02:48
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6733; H10D30/6734; H10D30/611; H10D30/6704; H10D30/6713; H10D30/6737; H10D30/6739; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6745; H10D30/6757; H10D8/00
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
292 words
A thin film transistor formed in a thin film semiconductor substrate, comprising: (a) a source region formed of a first conductive type semiconductor film at a first end of the semiconductor substrate; (b) a drain region formed of the same first conductive type semiconductor film at a second end of the semiconductor substrate; (c) a channel forming region formed of the thin film semiconductor substrate having a low impurity concentration between said source and drain regions; (d) a first gate formed over a first principal plane of said channel forming region via a first gate insulating film; (e) a second gate formed over said channel forming region via a second gate insulating film; (f) a first voltage supply for supplying voltage to said first gate; and (g) a second voltage supply voltage to said second gate; and wherein said first and second voltage supplies apply a first polarity voltage to said first and second gates to from first conductive type channel layers in said channel forming region under said first and second gate insulating film when the transistor is turned on, but said first voltage supply applies a second polarity voltage opposite to the first polarity to said first gate to form a second conductive type channel layer in said channel forming region only under said first gate insulating film and said second voltage supply applies the first polarity voltage to said second gate to maintain the first conductive type channel layer in said channel forming region under said second gate insulating film when the transistor is turned off, so that a pn junction can be formed in said channel forming region under between said first and second gate insulating films to reduce of current flowing between said source and drain regions.
Claim 2
Dependent Claim
292 words
A thin film transistor formed in a thin film semiconductor substrate, comprising: (a) a source region formed of a first conductive type semiconductor film at a first end of the semiconductor substrate; (b) a drain region formed of the same first conductive type semiconductor film at a second end of the semiconductor substrate; (c) a channel forming region formed of the thin film semiconductor substrate having a low impurity concentration between said source and drain regions; (d) a first gate formed over a first principal plane of said channel forming region via a first gate insulating film; (e) a second gate formed over said channel forming region via a second gate insulating film; (f) a first voltage supply for supplying voltage to said first gate; and (g) a second voltage supply voltage to said second gate; and wherein said first and second voltage supplies apply a first polarity voltage to said first and second gates to from first conductive type channel layers in said channel forming region under said first and second gate insulating film when the transistor is turned on, but said first voltage supply applies a second polarity voltage opposite to the first polarity to said first gate to form a second conductive type channel layer in said channel forming region only under said first gate insulating film and said second voltage supply applies the first polarity voltage to said second gate to maintain the first conductive type channel layer in said channel forming region under said second gate insulating film when the transistor is turned off, so that a pn junction can be formed in said channel forming region under between said first and second gate insulating films to reduce of current flowing between said source and drain regions.
Claim 3
Dependent Claim
27 words
The thin film transistor of claim 1, wherein said first gate and said second gate are formed on a first principal plane of said channel forming region.
Claim 4
Dependent Claim
45 words
The thin film transistor of claim 1, wherein said first gate is formed on a first principal plane of said channel forming region and said second gate is formed on a second principal plane opposite to the first principal plane of said channel forming region.
Claim 5
Dependent Claim
62 words
The thin film transistor of claim 1, which further comprises a third gate formed over said channel forming region via a third gate insulating film so as to sandwich the first gate between said second and third gates and wherein said first gate and said second and third gates are all formed on a first principal plane of said channel forming region.
Claim 6
Dependent Claim
79 words
The thin film transistor of claim 1, which further comprises a third gate formed over said channel forming region via a third gate insulating film so as to sandwich the first gate between said second and third gates and wherein said first gate is formed on a first principal plane of said channel forming region and said second and third gates are formed on a second principal plane opposite to the first principal plane of said channel forming region.
Claim 7
Dependent Claim
25 words
The thin film transistor of claim 1, wherein thickness of said second gate insulating film is smaller than that of said first gate insulating film.
Claim 8
Dependent Claim
26 words
The thin film transistor of claim 1, wherein dielectric constant of said second gate insulating film is larger than that of said first gate insulating film.
Claim 9
Dependent Claim
26 words
The thin film transistor of claim 1, wherein fixed charge of said second gate insulating film is larger than that of said first gate insulating film.
Claim 10
Dependent Claim
32 words
The thin film transistor of claim 2, wherein said second gate is connected to said first gate via a diode in the backward direction from said second gate to said first gate.
Claim 11
Dependent Claim
56 words
The thin film transistor of claim 2, wherein said second gate is connected to said first gate via a first diode in the backward direction from said second gate to said first gate and further connected to said drain region via a second diode in the backward direction from said second gate to said drain region.
Claim 12
Dependent Claim
21 words
The thin film transistor of claim 2, wherein said second gate is connected to said drain region via a conductive layer.
Claim 13
Dependent Claim
42 words
The thin film transistor of claim 2, wherein said second gate is connected to said first gate via a capacitor and further connected to said drain region via a diode in the backward direction from said second gate to said drain region.
Claim 14
Dependent Claim
32 words
The thin film transistor of claim 3, wherein said second gate is connected to said first gate via a diode in the backward direction from said second gate to said first gate.
Claim 15
Dependent Claim
56 words
The this film transistor of claim 3, wherein said second gate is connected to said first gate via a first diode in the backward direction from said second gate to said first gate and further connected to said drain region via a second diode in the backward direction from said second gate to said drain region.
Claim 16
Dependent Claim
21 words
The thin film transistor of claim 3, wherein said second gate is connected to said drain region via a conductive layer.
Claim 17
Dependent Claim
42 words
The thin film transistor of claim 3, wherein said second gate is connected to said first gate via a capacitor and further connected to said drain region via a diode in the backward direction from said second gate to said drain region.
Claim 18
Dependent Claim
36 words
The thin film transistor of claim 4, wherein said second and third gates are connected to said first gate via a diode in the backward direction from said second and third gates to said first gate.
Claim 19
Dependent Claim
62 words
The thin film transistor of claim 4, wherein said second and third gates are connected to said first gate via two diodes, respectively in the backward direction from said second and third gates to said first gate and further connected to said drain region via two different diodes in the backward direction from said second and third gates to said drain region.
Claim 20
Dependent Claim
22 words
The thin film transistor of claim 4, wherein said second and third gates are connected to said drain region via conductive layers.
Claim 21
Dependent Claim
48 words
The thin film transistor of claim 4, wherein said second and third gates are connected to said first gate via two capacitors, respectively and further connected to said drain region via two diodes, respectively in the backward direction from said second and third gates to said drain region.
Claim 22
Dependent Claim
34 words
The thin film transistor of claim 5, wherein and third gates are connected to said first gate via a diode in the backyard direction from said second and third gates to said first gate.
Claim 23
Dependent Claim
62 words
The thin film transistor of claim 5, wherein said second and third gates are connected to said first gate via two diodes, respectively in the backward direction from said second and third gates to said first gate and further connected to said drain region via two different diodes in the backward direction from said second and third gates to said drain region.
Claim 24
Dependent Claim
21 words
The thin film transistor of claim 5, wherein said and third gates are connected to said drain region via conductive layers.
Claim 25
Dependent Claim
48 words
The thin film transistor of claim 5, wherein said second and third gates are connected to said first gate via two capacitors, respectively and further connected to said drain region via two diodes, respectively in the backward direction from said second and third gates to said drain region.
References Cited (Backward Citations)
FR1505959A
Cited
US4065781A
Cited
JPS57121277A
Cited
EP0066675A1
Cited
JPS58107676A
Cited
EP0166261A2
Cited
JPS6188565A
Cited
US5012315A
Cited
US4984040A
Cited
US4984041A
Cited
US5017983A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-06-23 | 1995-12-23 | 1996-06-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-06-23 | 1999-12-23 | 2000-06-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-06-23 | 2003-12-23 | 2004-06-23 | $7700.00 | Window Closed / Lapsed |