← Back to Patent Explorer
JPS6188565A Expired / Lapsed JP ⏱️ 0.0 years remaining

Field-effect type transistor

Assignee: Sony Corp
•
Filing: 1984-10-05
•
Granted: —
•
Expires: 2004-10-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To reduce the area of a FET by oppositely arranging an electrode shorter than the length of a gate electrode to said gate electrode through a channel region and an insulating film and connecting said short electrode to a drain region. CONSTITUTION:A gate electrode 5 is formed onto a channel region 4C between a source region 4S and a drain region 4D through a gate insulating film 6. A second drain electrode 2 shorter than the electrode 5 is disposed oppositely to the electrode 5 through the region 4C and an insulating film 3. The electrode 2 is connected to a drain electrode 8. In such constitution, apparent channel length is shortened and a mutual conductance value is increased when positive gate voltage is applied to the electrode 5. Accordingly, the mutual conductance value can be kept at a fixed value even when channel width is shortened, thus reducing an element area.

Inventors

  • 👤 Hisao Hayashi
  • 👤 久雄 林

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-02 09:16
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6733; H10D30/6734

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag