US5748978A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Byte queue divided into multiple subqueues for optimizing instruction selection logic
Assignee: GlobalFoundries Inc
•
Filing: 1996-05-17
•
Granted: 1998-05-05
•
Expires: 2016-05-17
Abstract
Abstract An apparatus for aligning variable byte length instructions to a plurality of issue positions is provided. The apparatus includes a byte queue divided into several subqueues. Each subqueue is maintained such that a first instruction in program order within the subqueue is identified by information stored in a first position within the subqueue, a second instruction in program order within the subqueue is identified by information stored in a second position within the subqueue, etc. When instructions from a subqueue are dispatched, remaining instructions within the subqueue are shifted such that the first of the remaining instructions (in program order) occupies the first position, etc. Instructions are shifted from subqueue to subqueue when each of the instructions within a particular subqueue have been dispatched. The information stored in one subqueue is shifted as a unit to another subqueue independent of the internal shifting of subqueue information. The subqueues are additionally configured to handle instructions which overflow from a first subqueue into a second subqueue. Information pertaining to the overflowing instructions is maintained in the last position within the first subqueue. The information is not shifted when other positions within the subqueue are shifted. In this manner, information regarding an overflowing instruction is again located in a limited number of positions.
Inventors
- 👤 Rammohan Narayan
- 👤 Thang M. Tran
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 00:30
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/30145; G06F9/30149; G06F9/30152; G06F9/38; G06F9/3802; G06F9/3816; G06F9/3818; G06F9/382
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
316 words
An apparatus for aligning instructions to a plurality of issue positions, comprising: a queue for storing instructions, said queue including: a first portion configured to store a first block of instructions, wherein said first portion is further configured to store a first valid indication indicative of validity of a first instruction within said first block of instructions and a second valid indication indicative of validity of a second instruction within said first block of instructions, and wherein said second instruction is subsequent to said first instruction in program order; a second portion configured to store a second block of instructions, wherein said second portion is further configured to store a third valid indication indicative of validity of a third instruction within said second block of instructions and a fourth valid indication indicative of validity of a fourth instruction within said second block of instructions, and wherein said fourth instruction is subsequent to said third instruction in program order; a selection control unit coupled to said queue, wherein said selection control unit is configured to select a first dispatched instruction from said first instruction and said third instruction, and wherein said first dispatched instruction is dispatched to a first one of said plurality of issue positions, and wherein said first instruction is selected if said first valid indication indicates validity, and wherein said third instruction is selected if said first valid indication indicates invalidity and said third valid indication indicates validity; and a control unit coupled to said queue and to said selection control unit, wherein said control unit is configured to shift said second valid indication into said first valid indication if said first instruction is selected by said selection control unit, and wherein said control unit is configured to shift said second portion of said queue into said first portion of said queue if instructions within said first portion of said queue have been dispatched.
Claim 2
Independent Claim
316 words
An apparatus for aligning instructions to a plurality of issue positions, comprising: a queue for storing instructions, said queue including: a first portion configured to store a first block of instructions, wherein said first portion is further configured to store a first valid indication indicative of validity of a first instruction within said first block of instructions and a second valid indication indicative of validity of a second instruction within said first block of instructions, and wherein said second instruction is subsequent to said first instruction in program order; a second portion configured to store a second block of instructions, wherein said second portion is further configured to store a third valid indication indicative of validity of a third instruction within said second block of instructions and a fourth valid indication indicative of validity of a fourth instruction within said second block of instructions, and wherein said fourth instruction is subsequent to said third instruction in program order; a selection control unit coupled to said queue, wherein said selection control unit is configured to select a first dispatched instruction from said first instruction and said third instruction, and wherein said first dispatched instruction is dispatched to a first one of said plurality of issue positions, and wherein said first instruction is selected if said first valid indication indicates validity, and wherein said third instruction is selected if said first valid indication indicates invalidity and said third valid indication indicates validity; and a control unit coupled to said queue and to said selection control unit, wherein said control unit is configured to shift said second valid indication into said first valid indication if said first instruction is selected by said selection control unit, and wherein said control unit is configured to shift said second portion of said queue into said first portion of said queue if instructions within said first portion of said queue have been dispatched.
Claim 3
Dependent Claim
40 words
The apparatus as recited in claim 1 wherein said first portion is configured to store a first overflow indication indicating, when set, that at least one byte within said first block of instructions forms a portion of said third instruction.
Claim 4
Dependent Claim
27 words
The apparatus as recited in claim 2 wherein said selection control unit is further configured to examine said first overflow indication when selecting said first dispatched instruction.
Claim 5
Dependent Claim
32 words
The apparatus as recited in claim 3 wherein said first portion of said queue is further configured to store a first start indication identifying said byte within said first block of instructions.
Claim 6
Dependent Claim
43 words
The apparatus as recited in claim 4 wherein said selection control unit is configured to route said byte and additional bytes subsequent to said byte within said first block of instructions with said third instruction when said third instruction is selected for dispatch.
Claim 7
Dependent Claim
44 words
The apparatus as recited in claim 5 wherein said control unit is configured not to shift said second portion of said queue into said first portion of said queue if said first overflow indication is set unless said third instruction is selected for dispatch.
Claim 8
Dependent Claim
32 words
The apparatus as recited in claim 1 wherein said selection control unit is configured to select a second dispatched instruction for dispatch to a second one of said plurality of issue positions.
Claim 9
Dependent Claim
31 words
The apparatus as recited in claim 7 wherein said selection control unit is configured to select said second dispatched instruction from said second instruction, said third instruction, and said fourth instruction.
Claim 10
Dependent Claim
57 words
The apparatus as recited in claim 8 wherein said first portion of said queue is further configured to store a fifth valid indication indicative of validity of a fifth instruction subsequent to said second instruction and prior to said third instruction in program order, and wherein said fifth instruction is included within said first block of instructions.
Claim 11
Dependent Claim
42 words
The apparatus as recited in claim 9 wherein said control unit is configured to shift said fifth valid indication into said second valid indication if said first instruction is selected for dispatch and said second valid instruction is not selected for dispatch.
Claim 12
Dependent Claim
41 words
The apparatus as recited in claim 9 wherein said control unit is configured to shift said fifth valid indication into said first valid indication if said first instruction is selected for dispatch and said second valid instruction is selected for dispatch.
Claim 13
Dependent Claim
67 words
The apparatus as recited in claim 1 wherein said queue includes a third portion configured to store a third block of instructions, wherein said third portion is configured to store a sixth valid indication indicative of validity of a sixth instruction within said third plurality of instruction bytes and a seventh valid indication indicative of validity of a seventh instruction within said third plurality of instruction bytes.
Claim 14
Dependent Claim
33 words
The apparatus as recited in claim 12 wherein said control unit is configured to shift said third portion into said second portion if said second portion is being shifted into said first portion.
Claim 15
Dependent Claim
44 words
The apparatus as recited in claim 12 wherein said selection control unit is configured to select said first dispatched instruction as said sixth instruction if said sixth valid indication indicates validity, said first valid indication indicates invalidity, and said third valid indication indicates invalidity.
Claim 16
Dependent Claim
42 words
The apparatus as recited in claim 1 wherein said first block of instructions and said second block of instructions are a same block of instruction if said same block of instructions includes said first instruction, said second instruction, and said third instruction.
Claim 17
Independent Claim
206 words
A method of aligning instructions to a plurality of issue positions, comprising: storing a first instruction block in a first portion of a queue, said first portion of said queue further storing a first valid indication indicative of validity of a first instruction within said first instruction block and a second valid indication indicative of validity of a second instruction within said first instruction block; storing a second instruction block in a second portion of a queue, said second portion of said queue further storing a third valid indication indicative of validity of a third instruction within said second instruction block and a fourth valid indication indicative of validity of a fourth instruction within said second instruction block; dispatching a first dispatched instruction to a first one of said plurality of issue positions, wherein said first dispatched instruction is selected from said first instruction and said third instruction according to said first valid indication and said third valid indication; shifting said second valid indication into said first valid indication if said first instruction is selected as said first dispatched instruction; and shifting said second portion of said queue into said first portion of said queue if said first instruction and said second instruction have been dispatched.
Claim 18
Independent Claim
206 words
A method of aligning instructions to a plurality of issue positions, comprising: storing a first instruction block in a first portion of a queue, said first portion of said queue further storing a first valid indication indicative of validity of a first instruction within said first instruction block and a second valid indication indicative of validity of a second instruction within said first instruction block; storing a second instruction block in a second portion of a queue, said second portion of said queue further storing a third valid indication indicative of validity of a third instruction within said second instruction block and a fourth valid indication indicative of validity of a fourth instruction within said second instruction block; dispatching a first dispatched instruction to a first one of said plurality of issue positions, wherein said first dispatched instruction is selected from said first instruction and said third instruction according to said first valid indication and said third valid indication; shifting said second valid indication into said first valid indication if said first instruction is selected as said first dispatched instruction; and shifting said second portion of said queue into said first portion of said queue if said first instruction and said second instruction have been dispatched.
Claim 19
Dependent Claim
40 words
The method as recited in claim 16 wherein said first portion of said queue is further configured to store a first overflow indication indicative that at least one byte within said first instruction block is included within said third instruction.
Claim 20
Dependent Claim
47 words
The method as recited in claim 17 wherein said second portion of said queue is not shifted into said first portion of said queue if said first overflow indication is set, unless said third instruction is selected for dispatch to one of said plurality of issue positions.
Claim 21
Dependent Claim
38 words
The method as recited in claim 16 wherein said first instruction block and said second instruction block comprise a same instruction block if said same instruction block includes said first instruction, said second instruction, and said third instruction.
Claim 22
Dependent Claim
308 words
A microprocessor, comprising: an instruction cache configured to store a first block of instructions and a second block of instructions subsequent to said first block of instructions in program order; a queue coupled to receive said first block of instructions and said second block of instructions from said instruction cache, wherein said queue including: a first portion configured to store said first block of instructions, wherein said first portion is further configured to store a first valid indication indicative of validity of a first instruction within said first block of instructions and a second valid indication indicative of validity of a second instruction within said first block of instructions, and wherein said second instruction is subsequent to said first instruction in program order; a second portion configured to store said second block of instructions, wherein said second portion is further configured to store a third valid indication indicative of validity of a third instruction within said second block of instructions and a fourth valid indication indicative of validity of a fourth instruction within said second block of instructions, and wherein said fourth instruction is subsequent to said third instruction in program order; a selection control unit coupled to said queue, wherein said selection control unit is configured to select a first dispatched instruction from said first instruction and said third instruction according to said first valid indication and said third valid indication; and a control unit coupled to said queue and to said selection control unit, wherein said control unit is configured to shift said second valid indication into said first valid indication if said first instruction is selected by said selection control unit, and wherein said control unit is configured to shift said second portion of said queue into said first portion of said queue if instructions within said first portion of said queue have been dispatched.
Claim 23
Dependent Claim
308 words
A microprocessor, comprising: an instruction cache configured to store a first block of instructions and a second block of instructions subsequent to said first block of instructions in program order; a queue coupled to receive said first block of instructions and said second block of instructions from said instruction cache, wherein said queue including: a first portion configured to store said first block of instructions, wherein said first portion is further configured to store a first valid indication indicative of validity of a first instruction within said first block of instructions and a second valid indication indicative of validity of a second instruction within said first block of instructions, and wherein said second instruction is subsequent to said first instruction in program order; a second portion configured to store said second block of instructions, wherein said second portion is further configured to store a third valid indication indicative of validity of a third instruction within said second block of instructions and a fourth valid indication indicative of validity of a fourth instruction within said second block of instructions, and wherein said fourth instruction is subsequent to said third instruction in program order; a selection control unit coupled to said queue, wherein said selection control unit is configured to select a first dispatched instruction from said first instruction and said third instruction according to said first valid indication and said third valid indication; and a control unit coupled to said queue and to said selection control unit, wherein said control unit is configured to shift said second valid indication into said first valid indication if said first instruction is selected by said selection control unit, and wherein said control unit is configured to shift said second portion of said queue into said first portion of said queue if instructions within said first portion of said queue have been dispatched.
References Cited (Backward Citations)
US4044338A
Cited
US4453212A
Cited
US4807115A
Cited
US4858105A
Cited
EP0259095A2
Cited
EP0381471A2
Cited
US5226126A
Cited
US5251306A
Cited
US5185868A
Cited
US5226130A
Cited
EP0459232A2
Cited
US5513330A
Cited
GB2263987A
Cited
GB2263985A
Cited
GB2281422A
Cited
US5584037A
Cited
US5600806A
Cited
US5668985A
Cited
US5673427A
Cited
US5499204A
Cited
US5664120A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-04 | 2001-11-03 | 2002-05-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-04 | 2005-11-03 | 2006-05-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-04 | 2009-11-03 | 2010-05-05 | $7700.00 | Window Closed / Lapsed |