US5748554A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory and method for sensing sub-groups of memory elements
Assignee: Rambus Inc
•
Filing: 1996-12-20
•
Granted: 1998-05-05
•
Expires: 2016-12-20
Abstract
Abstract A memory and method of operation is described. In one embodiment, the memory includes a group of memory cells divided into a plurality of sub-groups. Sub word-lines are selectively coupled to main word lines, each sub-word line corresponding to a sub-group and is coupled to the memory cells in the row of the corresponding sub-group. Sense amplifier circuitry is coupled to the group of memory cells. The sense amplifier circuitry is divided into a plurality of sub-sensing circuits, each of the plurality of sub-sensing circuits selectively coupled to a corresponding one of the plurality of sub-groups. The memory includes a control mechanism to control the word lines and sub-sensing circuit(s) that are activated at any one time such that only those sub-word lines and sub-sensing circuits needed to perform memory operations are operated and consume power. In an alternate embodiment, the control mechanism controls the sub-word lines and sub-sensing circuits to enable substantially concurrent access to different sub-groups of memory cells from different rows of the memory.
Inventors
- 👤 Richard M. Barth
- 👤 Donald C. Stark
- 👤 Lawrence Lai
- 👤 Wayne S. Richardson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 23:01
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/06; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/408; G11C11/4085; G11C11/409; G11C11/4091; G11C8/00; G11C8/14
Claims Analysis
Total Claims: 34
Claim 1
Independent Claim
110 words
A memory comprising: a memory array of storage locations; a plurality of word lines for selecting rows of the memory array, each word line comprising a plurality of segments, each segment spanning a portion of the distance of the word line; a plurality of sets of sense amplifiers, each sense amplifier of the sets of sense amplifiers selectively coupled to one storage location associated with the word line, each set of sense amplifiers corresponding to a segment; a first select logic for selecting at least one segment of a word line during a sense operation; and a second select logic for selecting at least one corresponding set of sense amplifiers.
Claim 2
Dependent Claim
110 words
A memory comprising: a memory array of storage locations; a plurality of word lines for selecting rows of the memory array, each word line comprising a plurality of segments, each segment spanning a portion of the distance of the word line; a plurality of sets of sense amplifiers, each sense amplifier of the sets of sense amplifiers selectively coupled to one storage location associated with the word line, each set of sense amplifiers corresponding to a segment; a first select logic for selecting at least one segment of a word line during a sense operation; and a second select logic for selecting at least one corresponding set of sense amplifiers.
Claim 3
Dependent Claim
28 words
The memory as set forth in claim 1, wherein the memory is located on a component and the first select logic comprises a controller located on the component.
Claim 4
Dependent Claim
28 words
The memory as set forth in claim 1, wherein the memory is located on a component and the second select logic comprises a controller located on the component.
Claim 5
Dependent Claim
55 words
The memory as set forth in claim 1, wherein the first select logic issues a select signal to a gate having as inputs the select signal and a row signal indicative that the row is selected, the output of the gate activating the selected segment when the select signal and the row signal are active.
Claim 6
Dependent Claim
52 words
The memory as set forth in claim 1, wherein the memory further comprises a plurality of gates, an output of each gate coupled to selectively activate a segment, each gate receiving as input a row signal indicative that a row is selected and a select signal indicative that a segment is selected.
Claim 7
Dependent Claim
51 words
The memory as set forth in claim 1, wherein the first select logic comprises a controller which issues a first select signal and a plurality of decoders each coupled to receive the first select signal and selectively activate a segment when row decode logic indicates that the corresponding row is selected.
Claim 8
Dependent Claim
37 words
The memory as set forth in claim 1, wherein the second select logic issues the following signals: SUBSAP 3:0! and SUBSAN 3:0! wherein the bits set indicate the set of sense amplifiers that is to be activated.
Claim 9
Independent Claim
112 words
A method for accessing a memory comprising a plurality of storage locations, said method comprising the steps of: providing a plurality of word lines for selecting rows of a memory array, each word line comprising a plurality of segments, each segment spanning a portion of the distance of the word line; identifying sets of sense amplifiers, each sense amplifier of the sets of sense amplifiers coupled to one storage location associated with a word line, each set of sense amplifiers corresponding to a segment; selecting at least one segment of a word line that is to be activated during a sense operation; and selecting at least one corresponding set of sense amplifiers.
Claim 10
Independent Claim
112 words
A method for accessing a memory comprising a plurality of storage locations, said method comprising the steps of: providing a plurality of word lines for selecting rows of a memory array, each word line comprising a plurality of segments, each segment spanning a portion of the distance of the word line; identifying sets of sense amplifiers, each sense amplifier of the sets of sense amplifiers coupled to one storage location associated with a word line, each set of sense amplifiers corresponding to a segment; selecting at least one segment of a word line that is to be activated during a sense operation; and selecting at least one corresponding set of sense amplifiers.
Claim 11
Dependent Claim
62 words
The method as set forth in claim 8, wherein the set of selecting a segment comprises the steps of: issuing a segment select signal to identify a segment to be selected; issuing a row select signal to identify a row to be selected; selecting a particular segment in a particular row based on the segment select signal and row select signal issued.
Claim 12
Dependent Claim
35 words
The method as set forth in claim 8, wherein the step of selecting a corresponding set of sense amplifiers comprises the step of issuing a set select signal to select a set of sense amplifiers.
Claim 13
Dependent Claim
72 words
The method as set forth in claim 8, wherein the access performed is a read operation, said method further comprising the steps of: sensing the data of the selected segment, said sense operation placing the data in the corresponding set of sense amplifiers; restoring the data to the selected segment; and performing a column address strobe (CAS) wherein the data in the corresponding set of sense amplifiers is output from the memory.
Claim 14
Dependent Claim
26 words
The method as set forth in claim 11, further comprising the step of precharging the sense amplifiers prior to performing the step of sensing the data.
Claim 15
Dependent Claim
78 words
The method as set forth in claim 8, wherein the access performed is a write operation, said method further comprising the steps of: performing a level word line access, wherein the selected segment remains activated until another segment is selected; and performing a column address strobe (CAS) wherein data to be written is latched into the corresponding set of sense amplifiers, said CAS causing the data to further be stored in storage locations coupled to the selected segment.
Claim 16
Dependent Claim
101 words
The method as set forth in claim 8, wherein the access performed is a write operation, said method further comprising the steps of: performing a pulse word line access, wherein the selected segment is activated prior to performing a sense cycle and restore cycle and deactivated after completion of the restore cycle; performing a column address strobe (CAS) wherein data to be written is latched into the corresponding set of sense amplifiers; and performing an explicit restore operation thereby causing the data located in the corresponding set of sense amplifiers to be stored in storage locations coupled to the selected segment.
Claim 17
Dependent Claim
125 words
A memory comprising: a plurality of word lines for selecting a row of a memory array, each word line comprising a plurality of segments, each segment spanning a portion of the distance of the word line; a plurality of sets of sense amplifiers, each sense amplifier of the sets of sense amplifiers selectively coupled to one storage location associated with a word line, each set of sense amplifiers corresponding to a segment; a first select logic for selecting during a sense operation at least one segment from a first word line and at least one segment from a second word line; and a second select logic for selecting corresponding sets of sense amplifiers to access storage locations along the first segment and the second segment.
Claim 18
Dependent Claim
125 words
A memory comprising: a plurality of word lines for selecting a row of a memory array, each word line comprising a plurality of segments, each segment spanning a portion of the distance of the word line; a plurality of sets of sense amplifiers, each sense amplifier of the sets of sense amplifiers selectively coupled to one storage location associated with a word line, each set of sense amplifiers corresponding to a segment; a first select logic for selecting during a sense operation at least one segment from a first word line and at least one segment from a second word line; and a second select logic for selecting corresponding sets of sense amplifiers to access storage locations along the first segment and the second segment.
Claim 19
Dependent Claim
28 words
The memory as set forth in claim 15, wherein the memory is located on a component and the first select logic comprises a controller located on the component.
Claim 20
Dependent Claim
28 words
The memory as set forth in claim 15, wherein the memory is located on a component and the second select logic comprises a controller located on the component.
Claim 21
Dependent Claim
108 words
The memory as set forth in claim 15, wherein the first select logic issues a first select signal to a first gate and a second select signal to a second gate, the first gate and second gate further respectively receiving as input a first row signal and second row signal indicative that the first row and second row, respectively, are selected, the output of the first gate activating the first selected segment when the first select signal and the first row signal are active and the output of the second gate activating the second selected segment when the second select signal and the second row signal are active.
Claim 22
Dependent Claim
59 words
The memory as set forth in claim 15, wherein the memory further comprises a plurality of gates, an output of each gate coupled to selectively activate a segment of a row, each gate receiving as input a row signal indicative that a row is selected and a select signal to indicate selection of a segment in a particular row.
Claim 23
Dependent Claim
52 words
The memory as set forth in claim 15, wherein the first select logic comprises a controller which issues a first select signal and a plurality of decoders each coupled to receive the first select signal and selectively activate a coupled segment when row decode logic indicates that the corresponding row is selected.
Claim 24
Dependent Claim
37 words
The memory as set forth in claim 15, wherein the second select logic issues the following signals: SUBSAP 3:0! and SUBSAN 3:0! wherein the bits set indicate the set of sense amplifiers that is to be activated.
Claim 25
Independent Claim
159 words
A method for accessing a memory comprising a plurality of storage locations, said method comprising the steps of: providing a plurality of word lines for selecting rows of a memory array, each word line comprising a plurality of segments, each segment spanning a portion of the distance of the word line; identifying sets of sense amplifiers, each sense amplifier of the sets of sense amplifiers coupled to one storage location associated with a word line, each set of sense amplifiers corresponding to a segment; selecting at least one segment of a first word line to activate during a sense operation; selecting at least one segment of a second word line that is to be activated during a sense operation; and selecting sets of sense amplifiers corresponding to the at least one segment of the first word line and at least one segment of the second word line to access storage locations along the first segment and the second segment.
Claim 26
Independent Claim
159 words
A method for accessing a memory comprising a plurality of storage locations, said method comprising the steps of: providing a plurality of word lines for selecting rows of a memory array, each word line comprising a plurality of segments, each segment spanning a portion of the distance of the word line; identifying sets of sense amplifiers, each sense amplifier of the sets of sense amplifiers coupled to one storage location associated with a word line, each set of sense amplifiers corresponding to a segment; selecting at least one segment of a first word line to activate during a sense operation; selecting at least one segment of a second word line that is to be activated during a sense operation; and selecting sets of sense amplifiers corresponding to the at least one segment of the first word line and at least one segment of the second word line to access storage locations along the first segment and the second segment.
Claim 27
Dependent Claim
54 words
The method as set forth in claim 22, wherein: the step of selecting at least one segment of a first word line comprises the steps of issuing a first select signal; and the step of selecting at least one segment of a second word line comprises the step of issuing a second select signal.
Claim 28
Dependent Claim
66 words
The method as set forth in claim 22, further comprising the step of issuing a select signal that identifies at least one segment of at least one row to be selected; wherein the steps of selecting at least one segment of a first word line and at least one segment of a second word line comprise decoding the select signal to determine the segments to select.
Claim 29
Dependent Claim
42 words
The method as set forth in claim 22, wherein the step of selecting sets of sense amplifiers comprises the step of issuing the following signals: SUBSAP 3:0! and SUBSAN 3:0! wherein the bits set indicate the set of sense amplifiers to activate.
Claim 30
Dependent Claim
72 words
The method as set forth in claim 22 wherein the access performed is a read operation, said method further comprising the steps of: sensing the data of the selected segments, said sense operation placing the data in the corresponding set of sense amplifiers; restoring the data to the selected segments; and performing a column address strobe (CAS) wherein the data in the corresponding sets of sense amplifiers are output from the memory.
Claim 31
Dependent Claim
26 words
The method as set forth in claim 26, further comprising the step of precharging the sense amplifiers prior to performing the step of sensing the data.
Claim 32
Dependent Claim
78 words
The method as set forth in claim 22, wherein the access performed is a write operation, said method further comprising the steps of: performing a level word line access, wherein the selected segments remains activated until another segment is selected; and performing a column address strobe (CAS) wherein data to be written are latched into the corresponding sets of sense amplifiers, said CAS causing the data to further be stored in storage locations coupled to the selected segments.
Claim 33
Dependent Claim
101 words
The method as set forth in claim 22, wherein the access performed is a write operation, said method further comprising the steps of: performing a pulse word line access, wherein the selected segments are activated prior to performing a sense cycle and restore cycle and deactivated after completion of the restore cycle; performing a column address strobe (CAS) wherein data to be written is latched into the corresponding sets of sense amplifiers; and performing an explicit restore operation thereby causing the data located in the corresponding sets of sense amplifiers to be stored in storage locations coupled to the selected segments.
Claim 34
Dependent Claim
142 words
The method as set forth in claim 22, wherein the access performed is a write operation, said method further comprising the steps of: performing a pulse word line access, wherein the selected segments are activated prior to performing a sense cycle and restore cycle and deactivated after completion of the restore cycle; performing a column address strobe (CAS) wherein data to be written is latched into the corresponding sets of sense amplifiers; performing an explicit restore operation with respect to the first segment thereby causing the data located in the corresponding set of sense amplifiers to be stored in storage locations coupled to the first segment; and performing an explicit restore operation with respect to the the second segment thereby causing the data located in the corresponding set of sense amplifiers to be stored in storage locations coupled to the second segment.
References Cited (Backward Citations)
US4377855A
Cited
US4569036A
Cited
US4646268A
Cited
US4542483A
Cited
US4800525A
Cited
US4758993A
Cited
US4698788A
Cited
US4700328A
Cited
US4710902A
Cited
US4982370A
Cited
US4740921A
Cited
US4730275A
Cited
US4811302A
Cited
US4888732A
Cited
US4825413A
Cited
US4961168A
Cited
US4787858A
Cited
US4796230A
Cited
US4903344A
Cited
US4837743A
Cited
US5274596A
Cited
US4843264A
Cited
US4862421A
Cited
US5093806A
Cited
US4984196A
Cited
US5111434A
Cited
US5124610A
Cited
US5214610A
Cited
US4991141A
Cited
US5414662A
Cited
US5181205A
Cited
US5046050A
Cited
US5263002A
Cited
US5132931A
Cited
US5418737A
Cited
US5128897A
Cited
US5124951A
Cited
US5121358A
Cited
US5119340A
Cited
US5267215A
Cited
US5193072A
Cited
US5241503A
Cited
US5251178A
Cited
US5249165A
Cited
US5305280A
Cited
US5321646A
Cited
US5291444A
Cited
US5337283A
Cited
US5343438A
Cited
US5390308A
Cited
US5383159A
Cited
US5455802A
Cited
US5485430A
Cited
US5471425A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-04 | 2001-11-03 | 2002-05-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-04 | 2005-11-03 | 2006-05-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-04 | 2009-11-03 | 2010-05-05 | $7700.00 | Window Closed / Lapsed |