US4542483A — Dual stage sense amplifier for dynamic random acc…

Claim 1

Independent Claim 322 words

A random access memory device comprising an array of memory cells arranged in a plurality of rows and a plurality of columns, each memory cell comprising an information storage device, a row access port and a column access port; a plurality of row access lines, each row access line coupled to the row access ports of a separate row of memory cells, for selecting a row of memory cells to be accessed by applying a row access signal to one row access line of said plurality of row access lines; a plurality of column access line pairs, each pair of column access lines coupled to the column access ports of a separate column of memory cells, means for selecting a column of memory cells to be accessed, wherein the intersection of an accessed row and an accessed column pair define a selected memory cell; a plurality of input/output lines disposed at one end of the random access memory device, each input/output line couplable to a separate one of the column access lines in each pair of column access lines, for either one of inputing logical information to and outputting logical information from, the selected memory cell; a first plurality of sense amplifiers, each sense amplifier associated with a separate one of the pair of column access lines, located opposite to the plurality of input/output lines for sensing the logical information stored in the selected memory cell and restoring said logical information in said selected memory cell subsequent to being accessed; and a second plurality of sense amplifiers, each sense amplifier associated with a separate one of the pair column access lines, located adjacent to the plurality of input/output lines for sensing the presence of a column access signal and either one of quickly transferring the logic information stored in the selected memory cell to the input/output line and quickly transferring input logic information from the input/output line to the selected memory cell.

Claim 2

Dependent Claim 322 words

A random access memory device comprising an array of memory cells arranged in a plurality of rows and a plurality of columns, each memory cell comprising an information storage device, a row access port and a column access port; a plurality of row access lines, each row access line coupled to the row access ports of a separate row of memory cells, for selecting a row of memory cells to be accessed by applying a row access signal to one row access line of said plurality of row access lines; a plurality of column access line pairs, each pair of column access lines coupled to the column access ports of a separate column of memory cells, means for selecting a column of memory cells to be accessed, wherein the intersection of an accessed row and an accessed column pair define a selected memory cell; a plurality of input/output lines disposed at one end of the random access memory device, each input/output line couplable to a separate one of the column access lines in each pair of column access lines, for either one of inputing logical information to and outputting logical information from, the selected memory cell; a first plurality of sense amplifiers, each sense amplifier associated with a separate one of the pair of column access lines, located opposite to the plurality of input/output lines for sensing the logical information stored in the selected memory cell and restoring said logical information in said selected memory cell subsequent to being accessed; and a second plurality of sense amplifiers, each sense amplifier associated with a separate one of the pair column access lines, located adjacent to the plurality of input/output lines for sensing the presence of a column access signal and either one of quickly transferring the logic information stored in the selected memory cell to the input/output line and quickly transferring input logic information from the input/output line to the selected memory cell.

Claim 3

Dependent Claim 94 words

A random access memory device formed in accordance with claim 1 wherein each memory cell comprises an MOS transistor and a capacitor, the gate of the MOS transistor coupled to the associated row access line via the row access port associated therewith, the source of said MOS transistor coupled to the associated column access line pair via the column access port associated therewith, and the drain of said MOS transistor connected to the capacitor, wherein the capacitor functions to store, related to the voltage potential thereof, the logic information of the associated memory cell.

Claim 4

Dependent Claim 90 words

A random access memory device formed in accordance with claims 1 or 2 wherein each sense amplifier of the first plurality of sense amplifiers comprises a pair of cross-coupled switching devices having as separate inputs a column access linepair and latching means responsive to the row access signal for sensing the information stored in the selected memory cell and activating the pair of cross-coupled switching devices to restore the logic information to the capacitor of said selected memory cell subsequent to being activated and transferred to the associated input/output line.

Claim 5

Dependent Claim 89 words

A random access memory device formed in accordance with claim 3 wherein each cross-coupled switching device of the first plurality of sense amplifiers comprises a pair of MOS transistors wherein the drain input of a first MOS transistor is coupled to the gate input of a second MOS transistor, the drain of the second MOS transistor is coupled to the gate input of the first MOS transistor, and the source inputs of said first and second MOS transistors are coupled together and connected to the latching means associated therewith.

Claim 6

Dependent Claim 116 words

A random access memory device formed in accordance with claim 3 wherein each latching means of the first plurality of sense amplifiers comprises a pair of MOS transistors wherein the source of a first transistor is connected to the cross-coupled switching device associated therewith, the gate is coupled to a latching pulse means and the drain is coupled to a first voltage supply of the memory device, and the drain of a second transistor is coupled to said source of the first transistor, the gate of said second transistor is coupled to a sense amplifier charging pulse means, and the source of said second transistor is coupled to a second voltage supply of said memory device.

Claim 7

Dependent Claim 85 words

A random access memory device formed in accordance with claims 1 or 2 wherein each sense amplifier of the second plurality of sense amplifiers comprises a pair of cross-coupled switching devices having as separate inputs a column access line pair and latching means responsive to both the row access signal and the column access signal for sensing the information stored in the selected memory cell and activating the pair of cross-coupled switching devices to quickly transfer the logic information to the input/output line associated therewith.

Claim 8

Dependent Claim 90 words

A random access memory device formed in accordance with claim 6 wherein each cross-coupled switching device of the second plurality of sense amplifiers comprises a pair of MOS transistors wherein the drain input of a first MOS transistor is coupled to the gate input of a second MOS transistor, the drain input of the second MOS transistor is coupled to the gate input of the first MOS transistor, and the source inputs of said first and second MOS transistors are coupled together and connected to the latching means associated therewith.

Claim 9

Dependent Claim 105 words

A random access memory device formed in accordance with claim 6 wherein each latching means of the second plurality of sense amplifiers comprises a pair of MOS transistors wherein the source of a first transistor is connected to the cross-coupled switching device associated therewith, the gate is coupled to a column precharge means and the drain is coupled to a first voltage supply of the memory device, and the drain of a second transistor, the gate of said second transistor is coupled to a column select means, and the source of said second transistor is coupled to a second voltage supply of said memory device.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1988-09-16	1989-03-18	1989-09-17	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1992-09-16	1993-03-18	1993-09-17	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1996-09-16	1997-03-18	1997-09-17	$7700.00	Window Closed / Lapsed

Dual stage sense amplifier for dynamic random access memory

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag