Patent US2681792A successfully refreshed from Google Patents.
Patent US5741729A successfully refreshed from Google Patents.
US5741729A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ball grid array package for an integrated circuit
Assignee: Sun Microsystems Inc
•
Filing: 1995-06-05
•
Granted: 1998-04-21
•
Expires: 2015-06-05
Abstract
Abstract A three-layer BGA package includes a BGA Vss plane disposed between upper and lower BGA package traces, and also includes upper and lower BGA package Vss traces on the outer periphery of the BGA package. Vias electrically and thermally couple the BGA Vss plane to upper and lower BGA package Vss traces. Other vias electrically couple Vdd and IC signals from Vdd and signal traces on the upper and lower surfaces of the BGA package. Solder balls connected to the BGA package lower traces are soldered to matching traces on a system PCB. The periphery Vss traces, vias and solder balls help maintain current flow in the BGA Vss plane. In addition to providing a low impedance current return path (and thus reduced ground bounce and reduced IC signal delay time) for current sunk by an IC within the BGA package, the BGA Vss plane provides heat sinking. A four-layer BGA package further includes a BGA Vdd plane located intermediate the BGA Vss plane and the traces on the lower surface of the BGA package. Fabricated from two pieces of symmetrical printed circuit board material, this embodiment reduces ground bounce for IC current sourcing as well as IC current sinking, and provides approximately a 100% improvement in thermal dissipation as compared to prior art BGA packages.
Inventors
- 👤 Erich Selna
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 13:07
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/685; H10W40/00; H10W40/20; H10W40/22; H10W40/226; H10W40/228; H10W70/62; H10W70/63; H10W70/635; H10W72/00; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W74/117; H10W90/00; H10W90/701; H05; H05K; H05K1/00; H05K1/02; H05K1/0201; H05K3/00; H05K3/30; H05K3/32; H05K3/34; H05K3/341; H05K3/3431; H05K3/3436; H10W72/50; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
213 words
A method of packaging an integrated circuit (IC) in a ball grid array (BGA) package that has improved BGA package thermal and electrical characteristics, comprising: forming upper layer BGA package traces including a Vss trace, a Vdd trace, and a signal trace; forming lower layer BGA package traces at least a portion of which traces are in vertical alignment with a corresponding one of said upper layer BGA package traces; wherein solder balls may be attached to regions of said lower layer BGA package traces to solder said BGA package to an underlying system printed circuit board; disposing a BGA core material between said upper and lower layer BGA package traces; forming vias that include: a unitarily-constructed Vss via coupling said upper layer BGA Vss trace to a corresponding lower layer BGA Vss trace; a unitarily-constructed Vdd via coupling said upper layer BGA Vdd trace to a corresponding lower layer BGA Vdd trace; a unitarily-constructed signal via coupling a said upper layer BGA signal trace to a corresponding lower layer BGA signal trace; and disposing a BGA Vss plane intermediate said upper and lower layer BGA package traces and making electrical contact with said Vss vial; wherein said BGA Vss plane so disposed improves thermal dissipation and electrical characteristics of said BGA package.
Claim 2
Independent Claim
213 words
A method of packaging an integrated circuit (IC) in a ball grid array (BGA) package that has improved BGA package thermal and electrical characteristics, comprising: forming upper layer BGA package traces including a Vss trace, a Vdd trace, and a signal trace; forming lower layer BGA package traces at least a portion of which traces are in vertical alignment with a corresponding one of said upper layer BGA package traces; wherein solder balls may be attached to regions of said lower layer BGA package traces to solder said BGA package to an underlying system printed circuit board; disposing a BGA core material between said upper and lower layer BGA package traces; forming vias that include: a unitarily-constructed Vss via coupling said upper layer BGA Vss trace to a corresponding lower layer BGA Vss trace; a unitarily-constructed Vdd via coupling said upper layer BGA Vdd trace to a corresponding lower layer BGA Vdd trace; a unitarily-constructed signal via coupling a said upper layer BGA signal trace to a corresponding lower layer BGA signal trace; and disposing a BGA Vss plane intermediate said upper and lower layer BGA package traces and making electrical contact with said Vss vial; wherein said BGA Vss plane so disposed improves thermal dissipation and electrical characteristics of said BGA package.
Claim 3
Dependent Claim
32 words
The method of claim 1 further including disposing a BGA Vdd plane intermediate said BGA Vss plane and said lower layer BGA package traces and making electrical contact with said Vdd via.
Claim 4
Dependent Claim
57 words
The method of claim 2, wherein a chosen one of (a) said upper layer BGA package traces, a portion of said BGA core material and said BGA Vss plane, and (b) said BGA Vdd plane, a portion of said BGA core material, and said lower layer BGA package traces is fabricated with doubled-sided printed circuit board material.
Claim 5
Dependent Claim
81 words
The method of claim 1, wherein: said upper layer BGA package traces include a first Vss trace disposed over a center region of said package, and a second Vss trace disposed over a peripheral region of said package; further including providing a first unitarily-constructed Vss via coupling said first Vss trace to a corresponding lower layer BGA first Vss trace; and providing a second unitarily-constructed Vss via coupling said second Vss trace to a corresponding lower layer BGA second Vss trace.
Claim 6
Dependent Claim
28 words
The method of claim 1, further including fabricating said BGA core material from a material selected from the group consisting of (a) FR4 epoxy glass, and (b) pre-preg.
Claim 7
Dependent Claim
27 words
The method of claim 1, wherein said BGA Vss plane is vertically spaced-apart from a substrate of said IC a distance less than about 0.03" (0.8 mm).
Claim 8
Dependent Claim
29 words
The method of claim 1 wherein said upper layer BGA package Vss trace includes a BGA package IC die plane that is solderable to a substrate of said IC.
Claim 9
Independent Claim
431 words
A method of packaging an integrated circuit (IC) in a three-layer ball grid array (BGA) package that has improved BGA package thermal and electrical characteristics, comprising: providing a first BGA core sandwiched between first and second surfaces clad with conductive material; said conductive material on said first surface defining at least a first BGA package surface Vdd plane, a first BGA package surface signal trace, and a first BGA package surface Vss plane; said conductive material on said second surface forming a BGA Vss plane having at least three via openings defined therethrough; providing a second BGA core whose first surface contacts said BGA Vss plane, and whose second surface defines at least a second BGA package surface Vdd plane a portion of which is in vertical registration with said first BGA package surface Vdd plane, a second BGA package surface signal track portion of which is in vertical registration with said first BGA package surface signal trace, and a second BGA package surface Vss plane a portion of which is in vertical registration with said first BGA package surface Vss plane; providing a unitarily-constructed Vdd via coupling said first BGA package surface Vdd plane and said second BGA package surface Vdd plane and passing through a via opening in said BGA Vss plane without contacting said BGA Vss plane; providing a unitarily-constructed signal via coupling said first BGA package surface signal trace and said second BGA package surface signal trace and passing through an opening in said BGA Vss plane without contacting said BGA Vss plane; and providing a unitarily-constructed Vss via coupling said first BGA package surface Vss plane and said second BGA package surface Vss plane and passing through an opening in said BGA Vss plane while contacting said BGA Vss plane; wherein said IC includes a substrate to be coupled to a chosen one of said first BGA package surface Vss plane and said second BGA package surface Vss plane, and wherein said IC further includes a signal pad coupled by a bond wire to a signal trace on the chosen first or second BGA package surface to which said substrate is coupled, and wherein said IC further includes a Vdd pad coupled by a bond wire to a Vdd plane on the chosen first or second BGA package surface to which said substrate is coupled; wherein said BGA Vss plane and said BGA Vdd plane so disposed improve thermal dissipation and electrical characteristics of said BGA package; providing solder balls to contact traces and planes on the unchosen of said first or second BGA package surface.
Claim 10
Independent Claim
431 words
A method of packaging an integrated circuit (IC) in a three-layer ball grid array (BGA) package that has improved BGA package thermal and electrical characteristics, comprising: providing a first BGA core sandwiched between first and second surfaces clad with conductive material; said conductive material on said first surface defining at least a first BGA package surface Vdd plane, a first BGA package surface signal trace, and a first BGA package surface Vss plane; said conductive material on said second surface forming a BGA Vss plane having at least three via openings defined therethrough; providing a second BGA core whose first surface contacts said BGA Vss plane, and whose second surface defines at least a second BGA package surface Vdd plane a portion of which is in vertical registration with said first BGA package surface Vdd plane, a second BGA package surface signal track portion of which is in vertical registration with said first BGA package surface signal trace, and a second BGA package surface Vss plane a portion of which is in vertical registration with said first BGA package surface Vss plane; providing a unitarily-constructed Vdd via coupling said first BGA package surface Vdd plane and said second BGA package surface Vdd plane and passing through a via opening in said BGA Vss plane without contacting said BGA Vss plane; providing a unitarily-constructed signal via coupling said first BGA package surface signal trace and said second BGA package surface signal trace and passing through an opening in said BGA Vss plane without contacting said BGA Vss plane; and providing a unitarily-constructed Vss via coupling said first BGA package surface Vss plane and said second BGA package surface Vss plane and passing through an opening in said BGA Vss plane while contacting said BGA Vss plane; wherein said IC includes a substrate to be coupled to a chosen one of said first BGA package surface Vss plane and said second BGA package surface Vss plane, and wherein said IC further includes a signal pad coupled by a bond wire to a signal trace on the chosen first or second BGA package surface to which said substrate is coupled, and wherein said IC further includes a Vdd pad coupled by a bond wire to a Vdd plane on the chosen first or second BGA package surface to which said substrate is coupled; wherein said BGA Vss plane and said BGA Vdd plane so disposed improve thermal dissipation and electrical characteristics of said BGA package; providing solder balls to contact traces and planes on the unchosen of said first or second BGA package surface.
Claim 11
Dependent Claim
140 words
The method of claim 8, wherein: said first BGA package surface Vss plane includes a first Vss trace disposed over a center region of said package, and a second Vss trace disposed over a peripheral region of said package; said second BGA package surface Vss plane includes a first Vss trace disposed under a center region of said package, and a second Vss trace disposed under a peripheral region of said package; and further including: providing a first unitarily-constructed Vss via coupling said first Vss trace on said first BGA package surface Vss plane to said first Vss trace on said second BGA package surface Vss plane; and providing a second unitarily-constructed Vss via coupling said second Vss trace on said first BGA package surface Vss plane to said second Vss trace on said second BGA package surface Vss plane.
Claim 12
Dependent Claim
26 words
The method of claim 8, wherein said first BGA core sandwiched between first and second surfaces clad with conductive material comprises a double-sided printed circuit board.
Claim 13
Dependent Claim
27 words
The method of claim 8, wherein said BGA Vss plane is vertically spaced-apart from said substrate of said IC a distance less than about 0.03" (0.8 mm).
Claim 14
Dependent Claim
32 words
The method of claim 8, wherein at least one of said first and second BGA core includes a material selected from the group consisting of (a) FR4 epoxy glass, and (b) pre-preg.
Claim 15
Independent Claim
484 words
A method of packaging an integrated circuit (IC) in a four-layer ball grid array ("BGA") package having improved BGA package thermal and electrical characteristics, comprising: providing a first BGA core sandwiched between first and second surfaces clad with conductive material; said conductive material on said first surface defining at least a first BGA package surface Vdd plane, a first BGA package surface signal trace, and a first BGA package surface Vss plane; said conductive material on said second surface forming a BGA Vss plane having at least three via openings defined therethrough; providing a second BGA core sandwiched between first and second surfaces clad with conductive material; said conductive material on said first surface defining a BGA Vdd plane and having at least three via openings defined therethrough; said conductive material on said second surface defining at least a second BGA package surface Vdd plane a portion of which is in vertical alignment with said first BGA package surface Vdd plane, a second BGA package surface signal trace a portion of which is in vertical alignment with said first BGA package surface signal trace, and a second BGA package surface Vss plane a portion of which is in vertical registration with said first BGA package surface Vss plane; providing a unitarily-constructed Vdd via coupling said first BGA package surface Vdd plane, said second BGA package surface Vdd plane, and said BGA Vdd plane by passing through a via opening therein while contacting said BGA Vdd plane, said unitarily-constructed Vdd via passing through a via opening in said BGA Vss plane without contacting said BGA Vss plane; providing a unitarily-constructed signal via coupling said first BGA package surface signal trace and said second BGA package surface signal trace and passing through vertically aligned via openings in said BGA Vss plane and in said BGA Vdd plane without contacting either said BGA Vss plane and BGA Vdd plane; providing a unitarily-constructed Vss via coupling said first BGA package surface Vss plane, said second BGA package surface Vss plane, and said BGA Vss plane by passing through a via opening therein while contacting said BGA Vss plane, said unitarily-constructed Vss via passing through a via opening in said BGA Vdd plane without contacting said BGA Vdd plane; and disposing a third BGA core intermediate said BGA Vss plane and said BGA Vdd plane; wherein said IC includes a substrate to be coupled to said first BGA package surface Vss plane, and further includes a signal pad coupled to a bond wire coupled to said first BGA package signal trace, and further includes a Vdd pad coupled to a bond wire coupled to said first BGA package Vdd plane; wherein said BGA Vss plane and said BGA Vdd plane so disposed improve thermal dissipation and electrical characteristics of said BGA package; providing solder balls to contact traces and planes on said second surface of said second BGA core.
Claim 16
Independent Claim
484 words
A method of packaging an integrated circuit (IC) in a four-layer ball grid array ("BGA") package having improved BGA package thermal and electrical characteristics, comprising: providing a first BGA core sandwiched between first and second surfaces clad with conductive material; said conductive material on said first surface defining at least a first BGA package surface Vdd plane, a first BGA package surface signal trace, and a first BGA package surface Vss plane; said conductive material on said second surface forming a BGA Vss plane having at least three via openings defined therethrough; providing a second BGA core sandwiched between first and second surfaces clad with conductive material; said conductive material on said first surface defining a BGA Vdd plane and having at least three via openings defined therethrough; said conductive material on said second surface defining at least a second BGA package surface Vdd plane a portion of which is in vertical alignment with said first BGA package surface Vdd plane, a second BGA package surface signal trace a portion of which is in vertical alignment with said first BGA package surface signal trace, and a second BGA package surface Vss plane a portion of which is in vertical registration with said first BGA package surface Vss plane; providing a unitarily-constructed Vdd via coupling said first BGA package surface Vdd plane, said second BGA package surface Vdd plane, and said BGA Vdd plane by passing through a via opening therein while contacting said BGA Vdd plane, said unitarily-constructed Vdd via passing through a via opening in said BGA Vss plane without contacting said BGA Vss plane; providing a unitarily-constructed signal via coupling said first BGA package surface signal trace and said second BGA package surface signal trace and passing through vertically aligned via openings in said BGA Vss plane and in said BGA Vdd plane without contacting either said BGA Vss plane and BGA Vdd plane; providing a unitarily-constructed Vss via coupling said first BGA package surface Vss plane, said second BGA package surface Vss plane, and said BGA Vss plane by passing through a via opening therein while contacting said BGA Vss plane, said unitarily-constructed Vss via passing through a via opening in said BGA Vdd plane without contacting said BGA Vdd plane; and disposing a third BGA core intermediate said BGA Vss plane and said BGA Vdd plane; wherein said IC includes a substrate to be coupled to said first BGA package surface Vss plane, and further includes a signal pad coupled to a bond wire coupled to said first BGA package signal trace, and further includes a Vdd pad coupled to a bond wire coupled to said first BGA package Vdd plane; wherein said BGA Vss plane and said BGA Vdd plane so disposed improve thermal dissipation and electrical characteristics of said BGA package; providing solder balls to contact traces and planes on said second surface of said second BGA core.
Claim 17
Dependent Claim
174 words
The method of claim 13, wherein: with respect to said first BGA core, said first BGA package surface Vss plane includes a first Vss trace disposed over a center region of said package, and a second Vss trace disposed over a peripheral region of said package; with respect to said second BGA core, said second BGA package surface Vss plane includes a first Vss trace disposed under a center region of said package, and a second Vss trace disposed under a peripheral region of said package; and further including: providing a first unitarily-constructed Vss via coupling said first Vss trace on said first BGA package surface Vss plane of said first BGA core to said first Vss trace on said second BGA package surface Vss plane of said second BGA core; and providing a second unitarily-constructed Vss via coupling said second Vss trace on said first BGA package surface Vss plane of said first BGA core to said second Vss trace on said second BGA package surface Vss plane of said second BGA core.
Claim 18
Dependent Claim
45 words
The method of claim 13, wherein at least one of said first BGA core sandwiched between first and second surfaces clad with conductive material, and said second BGA core sandwiched between first and second surfaces clad with conductive material comprise a double-sided printed circuit board.
Claim 19
Dependent Claim
22 words
The method of claim 13, wherein said BGA Vss plane is disposed closer to said IC than is said BGA Vdd plane.
Claim 20
Dependent Claim
27 words
The method of claim 13, wherein said BGA Vss plane is vertically spaced-apart from said substrate of said IC a distance less than about 0.03" (0.8 mm).
Claim 21
Dependent Claim
39 words
The method of claim 13, wherein at least one of said first BGA core, said second BGA core, and said third BGA core includes a material selected from the group consisting of (a) FR4 epoxy glass, and (b) pre-preg.
References Cited (Backward Citations)
US3239469A
Cited
US3568000A
Cited
US3582865A
Cited
US4535385A
Cited
US4513355A
Cited
EP0162521A2
Cited
US4739448A
Cited
US4866841A
Cited
EP0376100A2
Cited
EP0399161A2
Cited
US5010641A
Cited
US5012386A
Cited
US5102829A
Cited
US5264729A
Cited
US5291062A
Cited
US5355283A
Cited
US5397917A
Cited
US5490324A
Cited
US5521435A
Cited
US5468999A
Cited
US5508556A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-04-20 | 2001-10-20 | 2002-04-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-04-20 | 2005-10-20 | 2006-04-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-04-20 | 2009-10-20 | 2010-04-21 | $7700.00 | Window Closed / Lapsed |