US5736414A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for manufacturing semiconductor device
Assignee: Semiconductor Energy Laboratory Co Ltd
•
Filing: 1995-07-12
•
Granted: 1998-04-07
•
Expires: 2015-07-12
Abstract
Abstract The aim of the present invention is to obtain a thin-film transistor which has a small OFF current. A film whose main component is aluminum and which will be the gate electrode is formed in an island shape, and a porous oxide layer is formed on its side surfaces by an anodic oxidation process. A source region and a drain region are then formed by performing impurity ion implantation. Further, the aforementioned oxide layer is removed, and lightly doped regions are formed by once again performing impurity ion implantation. In this way it is possible to obtain a construction which has lightly doped regions between the source/drain regions and the channel-forming regions.
Inventors
- 👤 Naoaki Yamaguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 08:06
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
170 words
A method for manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer over a substrate; forming an insulating layer on said semiconductor layer; forming a gate electrode comprising an anodizable material on said insulating film; forming an anodic oxide film on side surfaces of said gate electrode by oxidizing the side surfaces; introducing an impurity into said semiconductor layer with said anodic oxide film used as a mask at a first concentration to form a pair of heavily doped regions within said semiconductor layer; removing said anodic oxide film after the formation of said heavily doped regions; and then introducing said impurity into said semiconductor layer with said gate electrode used as a mask at a second concentration to form a pair of lightly doped regions adjacent to said heavily doped regions, whereby a channel region is defined between said lightly doped regions within said semiconductor layer. wherein said channel region extends beyond the side edges of said gate electrode to provide a pair of offset regions.
Claim 2
Independent Claim
170 words
A method for manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer over a substrate; forming an insulating layer on said semiconductor layer; forming a gate electrode comprising an anodizable material on said insulating film; forming an anodic oxide film on side surfaces of said gate electrode by oxidizing the side surfaces; introducing an impurity into said semiconductor layer with said anodic oxide film used as a mask at a first concentration to form a pair of heavily doped regions within said semiconductor layer; removing said anodic oxide film after the formation of said heavily doped regions; and then introducing said impurity into said semiconductor layer with said gate electrode used as a mask at a second concentration to form a pair of lightly doped regions adjacent to said heavily doped regions, whereby a channel region is defined between said lightly doped regions within said semiconductor layer. wherein said channel region extends beyond the side edges of said gate electrode to provide a pair of offset regions.
Claim 3
Dependent Claim
11 words
The method of claim 1 wherein said gate electrode comprises aluminum.
Claim 4
Dependent Claim
18 words
The method of claim 2 wherein said oxide is formed by anodizing a surface of said gate electrode.
Claim 5
Dependent Claim
29 words
The method of claim 3 wherein said surface is anodized in an acid solution containing citric acid, nitric acid, phosphoric acid, chromic acid, sulfuric acid and a mixture thereof.
Claim 6
Dependent Claim
26 words
The method of claim 1 wherein said insulating layer covers an entire surface of said semiconductor layer and said impurity is introduced through said insulating layer.
Claim 7
Independent Claim
167 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer over a substrate; forming an insulating layer on said semiconductor layer; forming a gate electrode comprising an anodizable material on said insulating layer; forming a first anodic oxide film on side surfaces of said gate electrode; forming a second anodic oxide film between said first anodic oxide film and the side surfaces of said gate electrode after the formation of said first anodic oxide film, said second anodic oxide film being denser than said first anodic oxide film; performing a first ion doping with said first and second anodic oxide films and said gate electrode used as a mask to form a pair of heavily doped regions within said semiconductor layer; removing said first anodic oxide film; and then performing a second ion doping with said gate electrode and said second anodic oxide film used as a mask to form a pair of lightly doped regions adjacent to said heavily doped regions.
Claim 8
Independent Claim
167 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer over a substrate; forming an insulating layer on said semiconductor layer; forming a gate electrode comprising an anodizable material on said insulating layer; forming a first anodic oxide film on side surfaces of said gate electrode; forming a second anodic oxide film between said first anodic oxide film and the side surfaces of said gate electrode after the formation of said first anodic oxide film, said second anodic oxide film being denser than said first anodic oxide film; performing a first ion doping with said first and second anodic oxide films and said gate electrode used as a mask to form a pair of heavily doped regions within said semiconductor layer; removing said first anodic oxide film; and then performing a second ion doping with said gate electrode and said second anodic oxide film used as a mask to form a pair of lightly doped regions adjacent to said heavily doped regions.
Claim 9
Dependent Claim
72 words
The method of claim 6 wherein said first anodic oxide film is formed by anodizing a surface of said gate electrode in an acid solution containing citric aid, nitric acid, phosphoric acid, chromic acid, sulfuric acid and a mixture thereof, and wherein said second anodic oxide film is formed by anodizing a surface of said gate electrode in an ethylene glycol solution containing tartaric acid, boric acid, nitric acid and mixture thereof.
Claim 10
Dependent Claim
17 words
A method according to claim 6 wherein said first ion doping is performed through said insulating layer.
Claim 11
Independent Claim
191 words
A method of manufacturing an active matrix device comprising an active matrix circuit, a driver circuit for driving said active matrix circuit and a CPU on a single substrate, said method comprising the steps of: forming a semiconductor layer over said substrate; forming an insulating layer on said semiconductor layer; forming a gate electrode comprising an anodizable material on said insulating layer; forming a first anodic oxide film on side surfaces of said gate electrode; forming a second anodic oxide film between said first anodic oxide film and the side surfaces of said gate electrode after the formation of said first anodic oxide film, said second anodic oxide film being denser than said first anodic oxide film; performing a first ion doping with said first and second anodic oxide films and said gate electrode used as a mask to form a pair of heavily doped regions within said semiconductor layer; removing said first anodic oxide film; and then performing a second ion doping with said gate electrode and said second anodic oxide film used as a mask to form a pair of lightly doped regions adjacent to said heavily doped regions.
Claim 12
Independent Claim
191 words
A method of manufacturing an active matrix device comprising an active matrix circuit, a driver circuit for driving said active matrix circuit and a CPU on a single substrate, said method comprising the steps of: forming a semiconductor layer over said substrate; forming an insulating layer on said semiconductor layer; forming a gate electrode comprising an anodizable material on said insulating layer; forming a first anodic oxide film on side surfaces of said gate electrode; forming a second anodic oxide film between said first anodic oxide film and the side surfaces of said gate electrode after the formation of said first anodic oxide film, said second anodic oxide film being denser than said first anodic oxide film; performing a first ion doping with said first and second anodic oxide films and said gate electrode used as a mask to form a pair of heavily doped regions within said semiconductor layer; removing said first anodic oxide film; and then performing a second ion doping with said gate electrode and said second anodic oxide film used as a mask to form a pair of lightly doped regions adjacent to said heavily doped regions.
Claim 13
Dependent Claim
72 words
The method of claim 9 wherein said first anodic oxide film is formed by anodizing a surface of said gate electrode in an acid solution containing citric aid, nitric acid, phosphoric acid, chromic acid, sulfuric acid and a mixture thereof, and wherein said second anodic oxide film is formed by anodizing a surface of said gate electrode in an ethylene glycol solution containing tartaric acid, boric acid, nitric acid and mixture thereof.
Claim 14
Dependent Claim
17 words
A method according to claim 9 wherein said first ion doping is performed through said insulating layer.
References Cited (Backward Citations)
JPS5470762A
Cited
US4232327A
Cited
US4646426A
Cited
US4468855A
Cited
JPS5823479A
Cited
JPS6055665A
Cited
JPS61224360A
Cited
US4772927A
Cited
US4728617A
Cited
JPS63178560A
Cited
JPH01183853A
Cited
JPH02306664A
Cited
JPH02307273A
Cited
US5100810A
Cited
US5521107A
Cited
US5289030A
Cited
US5468987A
Cited
US5474945A
Cited
US5561075A
Cited
JPH05166837A
Cited
JPH04360580A
Cited
US5308998A
Cited
US5495121A
Cited
US5292675A
Cited
JPH05275448A
Cited
JPH0613397A
Cited
EP0588370A2
Cited
US5523257A
Cited
JPH06232160A
Cited
JPH06275648A
Cited
US5403762A
Cited
US5492843A
Cited
US5508209A
Cited
US5620905A
Cited
US5430320A
Cited
US5576231A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-04-06 | 2001-10-06 | 2002-04-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-04-06 | 2005-10-06 | 2006-04-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-04-06 | 2009-10-06 | 2010-04-07 | $7700.00 | Window Closed / Lapsed |