Patent US2435745A successfully refreshed from Google Patents.
Patent US5684313A successfully refreshed from Google Patents.
US5684313A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Vertical precharge structure for DRAM
Assignee: Individual
•
Filing: 1996-02-20
•
Granted: 1997-11-04
•
Expires: 2016-02-20
Abstract
Abstract A DRAM one device cell and an associated precharge circuit are integrated together in a novel structure having an area of only four square features. The structure also provides physical and electrical separation between adjacent cells along a direction parallel to the DRAM word lines. The DRAM bit line length per bit is reduced by 50% relative to a conventional planar integrated structure disclosed elsewhere. As a result, bit line capacitance is also substantially reduced, and the effectiveness of a precharge technique for reduction of DRAM power consumption is enhanced by the dense novel structure.
Inventors
- 👤 Donald M. Kenney
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 17:02
CPC Classifications
H; H10; H10B; H10B12/00
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
192 words
An array of dynamic random access memory cells of a chosen cell structure formed on a semiconductor substrate, said cells arranged in rows and columns, each said cell including a first PN junction utilized as a storage node junction, a second PN junction utilized as a bit line junction, and a first transistor channel region located between said first PN junction and said second PN junction, and, a first word line in each said column disposed so as to gate said first transistor channel regions, the improvement comprising: a. trenches in said semiconductor substrate disposed adjacent the first PN junctions, and b. a third PN junction disposed adjacent each said trench and physically separated from the first and second PN junctions, and c. a second word line along each column disposed substantially parallel to said first word line and having no contact to the first PN junctions, said second word lines further disposed in said trenches so as to gate second transistor channel regions extending from the first PN junctions to said third PN junction, the second word lines extending at least from the first PN junctions to the third PN junction.
Claim 2
Dependent Claim
192 words
An array of dynamic random access memory cells of a chosen cell structure formed on a semiconductor substrate, said cells arranged in rows and columns, each said cell including a first PN junction utilized as a storage node junction, a second PN junction utilized as a bit line junction, and a first transistor channel region located between said first PN junction and said second PN junction, and, a first word line in each said column disposed so as to gate said first transistor channel regions, the improvement comprising: a. trenches in said semiconductor substrate disposed adjacent the first PN junctions, and b. a third PN junction disposed adjacent each said trench and physically separated from the first and second PN junctions, and c. a second word line along each column disposed substantially parallel to said first word line and having no contact to the first PN junctions, said second word lines further disposed in said trenches so as to gate second transistor channel regions extending from the first PN junctions to said third PN junction, the second word lines extending at least from the first PN junctions to the third PN junction.
Claim 3
Dependent Claim
39 words
An array according to claim 1 in which the trench separates said cells and said second transistor channel regions disposed adjacent a first trench sidewall from the cells and second transistor channel regions disposed adjacent a second trench sidewall.
Claim 4
Dependent Claim
42 words
A memory array according to claim 2 in which a second word line disposed adjacent said first trench sidewall isolates the cells disposed adjacent the first trench sidewall from the cells and second transistor channel regions disposed adjacent said second trench sidewall.
Claim 5
Dependent Claim
206 words
An array of dynamic random access memory cells of a chosen cell structure formed on a semiconductor substrate, said cells arranged in rows and columns, each said cell including a first PN junction utilized as a storage node junction, a second PN junction utilized as a bit line junction, and a first transistor channel region located between said first PN junction and said second PN junction, and, a first word line in each said column disposed so as to gate said first transistor channel regions, the improvement comprising: a. trenches in said semiconductor substrate disposed adjacent the first PN junctions, and b. a third PN junction disposed adjacent each said trench and physically separated from the first and second PN junctions, and c. second transistor channel regions disposed on sidewalls of said trenches, said second transistor channel regions having a length dimension extending along a trench sidewall from a first PN junction to said third PN junction, a second word line along each column disposed substantially parallel to said first word lines and having no contact to the first PN junctions, said second word lines further disposed in said trenches so as to gate along the entire said length dimension of the second transistor channel regions.
Claim 6
Dependent Claim
206 words
An array of dynamic random access memory cells of a chosen cell structure formed on a semiconductor substrate, said cells arranged in rows and columns, each said cell including a first PN junction utilized as a storage node junction, a second PN junction utilized as a bit line junction, and a first transistor channel region located between said first PN junction and said second PN junction, and, a first word line in each said column disposed so as to gate said first transistor channel regions, the improvement comprising: a. trenches in said semiconductor substrate disposed adjacent the first PN junctions, and b. a third PN junction disposed adjacent each said trench and physically separated from the first and second PN junctions, and c. second transistor channel regions disposed on sidewalls of said trenches, said second transistor channel regions having a length dimension extending along a trench sidewall from a first PN junction to said third PN junction, a second word line along each column disposed substantially parallel to said first word lines and having no contact to the first PN junctions, said second word lines further disposed in said trenches so as to gate along the entire said length dimension of the second transistor channel regions.
Claim 7
Dependent Claim
39 words
An array according to claim 4 in which the trench separates said cells and said second transistor channel regions disposed adjacent a first trench sidewall from the cells and second transistor channel regions disposed adjacent a second trench sidewall.
Claim 8
Dependent Claim
42 words
A memory array according to claim 5 in which a second word line disposed adjacent said first trench sidewall isolates the cells disposed adjacent the first trench sidewall from the cells and second transistor channel regions disposed adjacent said second trench sidewall.
References Cited (Backward Citations)
US4295924A
Cited
US5101262A
Cited
US4910567A
Cited
USRE33972E
Cited
US4801988A
Cited
US4855953A
Cited
US4949138A
Cited
US4984055A
Cited
US5032882A
Cited
US4914740A
Cited
US4966870A
Cited
US5327374A
Cited
US5101257A
Cited
US5196722A
Cited
US5414656A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-11-03 | 2001-05-05 | 2001-11-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-11-03 | 2005-05-05 | 2005-11-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-11-03 | 2009-05-05 | 2009-11-04 | $7700.00 | Window Closed / Lapsed |