Patent US5665989A successfully refreshed from Google Patents.
US5665989A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable microsystems in silicon
Assignee: Bell Semiconductor LLC
•
Filing: 1995-01-03
•
Granted: 1997-09-09
•
Expires: 2015-01-03
Abstract
Abstract An integrated circuit fabrication method and apparatus to improve the design cycle time for implementing an electrical system in silicon. The invention uses predefined core, or cell, patterns to provide some of the functionality for a system design. The cores are interconnected using thick wire conductors and solder bumps so that conductive paths that do not lie within the plane of the substrate of the silicon chip containing the cores are provided. Since the conductive paths do not lie on the process surface of the chip, the topographical design of the chip is not affected by the interconnections. Further, the thick wire conductors result in essentially zero propagation delay so that timing design errors are greatly reduced, or eliminated, in the design cycle. The invention allows for a rapid prototype of the entire design to be produced early in the design cycle. In one embodiment, customer logic is arranged around the periphery of the substrate while the core cells are in the middle of the substrate.
Inventors
- 👤 Carlos Dangelo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 12:36
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/10; H10W; H10W90/00; H10W90/701; H10W90/721; H10W90/724
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
139 words
An integrated circuit formed on a silicon substrate, wherein the silicon substrate has a planar surface, the integrated circuit comprising: a first core formed on the planar surface of the silicon substrate, wherein the first core includes a first microcircuit with a first conductor contact; a second core formed on the planar surface of the silicon substrate, wherein the second core includes a second microcircuit with a second conductor contact; a first conductive path from the first conductor contact to a first point outside the planar surface; a second conductive path from the second conductor contact to a second point outside the planar surface; and a third conductive path between the first and second points; wherein the third conductive path electrically connects the first and second cores of the silicon substrate outside the planar surface of the silicon substrate.
Claim 2
Dependent Claim
139 words
An integrated circuit formed on a silicon substrate, wherein the silicon substrate has a planar surface, the integrated circuit comprising: a first core formed on the planar surface of the silicon substrate, wherein the first core includes a first microcircuit with a first conductor contact; a second core formed on the planar surface of the silicon substrate, wherein the second core includes a second microcircuit with a second conductor contact; a first conductive path from the first conductor contact to a first point outside the planar surface; a second conductive path from the second conductor contact to a second point outside the planar surface; and a third conductive path between the first and second points; wherein the third conductive path electrically connects the first and second cores of the silicon substrate outside the planar surface of the silicon substrate.
Claim 3
Dependent Claim
22 words
The integrated circuit of claim 1, wherein the first and second conductive paths are formed by solder bumps on the silicon substrate.
Claim 4
Dependent Claim
23 words
The integrated circuit of claim 2, wherein the third conductive path is formed by a thick wire conductor coupled to the solder bumps.
Claim 5
Independent Claim
140 words
A method for interconnecting multiple cores fabricated on a silicon substrate, wherein the silicon substrate has a planar surface, the method comprising the steps of: forming a first core on the planar surface of the substrate, wherein the first core includes a first microcircuit with a first conductor contact; forming a second core on the planar surface of the substrate, wherein the second core includes a second microcircuit with a second conductor contact; creating a first conductive path from the first conductor contact to a first point outside the planar surface; creating a second conductive path from the second conductor contact to a second point outside the planar surface; and providing an electrically conductive path outside the planar surface between the first and second points so that an electrical signal my be exchanged between the first and second conductor contacts.
Claim 6
Independent Claim
140 words
A method for interconnecting multiple cores fabricated on a silicon substrate, wherein the silicon substrate has a planar surface, the method comprising the steps of: forming a first core on the planar surface of the substrate, wherein the first core includes a first microcircuit with a first conductor contact; forming a second core on the planar surface of the substrate, wherein the second core includes a second microcircuit with a second conductor contact; creating a first conductive path from the first conductor contact to a first point outside the planar surface; creating a second conductive path from the second conductor contact to a second point outside the planar surface; and providing an electrically conductive path outside the planar surface between the first and second points so that an electrical signal my be exchanged between the first and second conductor contacts.
Claim 7
Dependent Claim
57 words
The method of claim 4, further comprising the steps of: wherein the step of creating a first conductive path includes the substep of depositing a first solder bump on the first conductor contact; and wherein the step of creating a second conductive path includes the substep of depositing a second solder bump on the second conductor contact.
Claim 8
Dependent Claim
30 words
The method of claim 5, wherein the step of providing an electrically conductive path includes the substep of coupling a thick wire conductor between the first and second solder bumps.
Claim 9
Independent Claim
243 words
A method for fabricating an electrical circuit on a silicon substrate, the method comprising the steps of: defining a plurality of core cell definitions, wherein each core cell definition includes a microcircuit definition suitable for fabrication on a silicon substrate, wherein each core cell definition further includes a definition of a conductor contact for transferring an electrical signal between the microcircuit defined by the core cell definition and external circuit, wherein each core cell definition specified its microcircuit and conductor contact in a two dimensional plane; creating a functional design for the electrical microsystem, wherein the functional design includes two or more core cell definitions residing in a common plane; creating a topological connection design for interconnecting conductor contacts among the two or more core cell definitions; transferring the two or more core cell definitions included in the functional design to the silicon substrate so that a plurality of formed cores are formed in a common plane on the silicon substrate in accordance with the core cell definitions, wherein each formed core includes the microcircuit and conductor contact defined in the respective core cell definition; and using the topological connection design to interconnect the conductor contacts among the plurality of formed cores by fabricating electrical conductors according to the topological connection design in a second plane distinct from the common plane; wherein the plurality of formed cores on the silicon substrate are electrically connected in the second plane distinct from the common plane.
Claim 10
Independent Claim
243 words
A method for fabricating an electrical circuit on a silicon substrate, the method comprising the steps of: defining a plurality of core cell definitions, wherein each core cell definition includes a microcircuit definition suitable for fabrication on a silicon substrate, wherein each core cell definition further includes a definition of a conductor contact for transferring an electrical signal between the microcircuit defined by the core cell definition and external circuit, wherein each core cell definition specified its microcircuit and conductor contact in a two dimensional plane; creating a functional design for the electrical microsystem, wherein the functional design includes two or more core cell definitions residing in a common plane; creating a topological connection design for interconnecting conductor contacts among the two or more core cell definitions; transferring the two or more core cell definitions included in the functional design to the silicon substrate so that a plurality of formed cores are formed in a common plane on the silicon substrate in accordance with the core cell definitions, wherein each formed core includes the microcircuit and conductor contact defined in the respective core cell definition; and using the topological connection design to interconnect the conductor contacts among the plurality of formed cores by fabricating electrical conductors according to the topological connection design in a second plane distinct from the common plane; wherein the plurality of formed cores on the silicon substrate are electrically connected in the second plane distinct from the common plane.
Claim 11
Dependent Claim
31 words
The method of claim 7, further comprising the steps of: depositing solder bumps on two or more conductor contacts; and interconnecting the conductor contacts by electrically coupling the solder bumps together.
Claim 12
Dependent Claim
64 words
The method of claim 7, further comprising the steps of: forming peripheral logic along one or more sides of the silicon substrate; and wherein the step of "using the topological connection design" includes the substep of interconnecting the peripheral logic with one or more cores by fabricating electrical conductors according to the topological connection design in a second plane distinct from the common plane.
Claim 13
Dependent Claim
79 words
The method of claim 7, further including the step of: incorporating a clock distribution scheme into the electrical circuit design by performing the steps of providing for internal distribution of a clock signal within a formed core by obtaining the clock signal from the conductor contact within the formed core; and providing for external distribution of the clock signal by transferring the clock signal between two or more cores according to the "using the topological connection design" step, above.
Claim 14
Independent Claim
77 words
A method for designing electrical connections between cores of an integrated circuit, comprising the steps of: laying out a plurality of cores for an integrated circuit on a planar surface of a substrate; for each core, specifying a conductive path from the core to a point outside the planar surface; and specifying a conductive path outside the planar surface of the substrate between points on conductive paths to different cores of the integrated circuit on the substrate.
Claim 15
Independent Claim
77 words
A method for designing electrical connections between cores of an integrated circuit, comprising the steps of: laying out a plurality of cores for an integrated circuit on a planar surface of a substrate; for each core, specifying a conductive path from the core to a point outside the planar surface; and specifying a conductive path outside the planar surface of the substrate between points on conductive paths to different cores of the integrated circuit on the substrate.
Claim 16
Dependent Claim
29 words
The method of claim 11, wherein the conductive path outside the planar surface is specified as being thicker than conductive paths of the integrated circuit on the planar surface.
Claim 17
Dependent Claim
18 words
The method of claim 11, wherein the cores are laid out in an area adjacent to one another.
Claim 18
Dependent Claim
19 words
The method of claim 13, wherein the area is in the center of the integrated surface on the substrate.
Claim 19
Dependent Claim
11 words
An integrated circuit designed according to the method of claim 11.
Claim 20
Independent Claim
84 words
A method of packaging an integrated circuit, comprising the steps of: providing a substrate having an integrated circuit thereon with a first area for cores and a second area for custom logic, the cores and custom logic being interconnected within a plane of the substrate with thin conductors, and the cores being formed adjacent to each other within the first area; forming solder bumps on pads of the cores; and electrically connecting the solder bumps with thick conductors outside the plane of the substrate.
Claim 21
Independent Claim
84 words
A method of packaging an integrated circuit, comprising the steps of: providing a substrate having an integrated circuit thereon with a first area for cores and a second area for custom logic, the cores and custom logic being interconnected within a plane of the substrate with thin conductors, and the cores being formed adjacent to each other within the first area; forming solder bumps on pads of the cores; and electrically connecting the solder bumps with thick conductors outside the plane of the substrate.
Claim 22
Dependent Claim
25 words
The method of claim 16, wherein the cores in the first area are adjacent preventing interconnection of the cores within the plane of the substrate.
Claim 23
Dependent Claim
35 words
The method of claim 16, wherein the first area is within the center of the integrated circuit and the second area surrounds the first area on a periphery of the integrated circuit on the substrate.
Claim 24
Dependent Claim
11 words
An integrated circuit packaged according to the method of claim 16.
References Cited (Backward Citations)
US3871015A
Cited
US3726002A
Cited
US3980917A
Cited
US4067104A
Cited
US4418857A
Cited
US4547834A
Cited
US4606962A
Cited
US4664309A
Cited
US4705205A
Cited
US4545610A
Cited
US4783722A
Cited
US4646050A
Cited
US4835344A
Cited
US5054192A
Cited
US5014111A
Cited
EP0327399A1
Cited
EP0329314A1
Cited
US4954878A
Cited
US5074947A
Cited
US5046954A
Cited
US5360767A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-09-08 | 2001-03-10 | 2001-09-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-09-08 | 2005-03-10 | 2005-09-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-09-08 | 2009-03-10 | 2009-09-09 | $7700.00 | Window Closed / Lapsed |