Patent US5648670A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5648670A Expired / Lapsed US ⏱️ 0.0 years remaining

Trench MOS-gated device with a minimum number of masks

Assignee: STMicroelectronics lnc USA
•
Filing: 1995-06-07
•
Granted: 1997-07-15
•
Expires: 2015-06-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A low-voltage high-current discrete insulated-gate field-effect transistor which is made by a very economical process with two silicon etches. A buried poly gate gates conduction along a trench sidewall. The channel is provided by the residuum of an epi layer, and the source diffusion is provided by an unmasked implant which is screened only by various grown oxides.

Inventors

  • 👤 Richard A. Blanchard

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 13:09
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D30/665; H10D30/668; H10D62/00; H10D62/10; H10D62/17; H10D62/393; H10D62/80; H10D62/83; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/252; H10D64/2527; H10D64/256; H10D64/60; H10D64/62

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 94 words
A power transistor device, comprising: a network of trenches extending into monocrystalline semiconductor material from a first surface thereof; a first-conductivity-type source diffusion in said semiconductor material at some locations of said first surface thereof adjacent to said trenches, and a second-conductivity-type channel diffusion in said semiconductor material below said source diffusion; and an insulated conductive gate mesh inlaid into said network of trenches, and capacitively coupled to control conduction through said channel diffusions along sidewalls of said trenches; said first surface of said semiconductor material being depressed at locations away from said trenches.
Claim 2
Dependent Claim 94 words
A power transistor device, comprising: a network of trenches extending into monocrystalline semiconductor material from a first surface thereof; a first-conductivity-type source diffusion in said semiconductor material at some locations of said first surface thereof adjacent to said trenches, and a second-conductivity-type channel diffusion in said semiconductor material below said source diffusion; and an insulated conductive gate mesh inlaid into said network of trenches, and capacitively coupled to control conduction through said channel diffusions along sidewalls of said trenches; said first surface of said semiconductor material being depressed at locations away from said trenches.
Claim 3
Dependent Claim 13 words
The integrated circuit of claim 1, wherein said semiconductor material consists of silicon.
Claim 4
Dependent Claim 13 words
The integrated circuit of claim 1, wherein said first conductivity type is N-type.
Claim 5
Dependent Claim 28 words
The device of claim 1, further comprising an additional second-conductivity-type diffusion which extends into said semiconductor material below the level of said channel diffusion, at said depressed locations.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-07-14 2001-01-13 2001-07-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-07-14 2005-01-13 2005-07-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-07-14 2009-01-13 2009-07-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag