US5648114A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Chemical vapor deposition process for fabricating layered superlattice materials
Assignee: Symetrix Corp
•
Filing: 1993-07-12
•
Granted: 1997-07-15
•
Expires: 2013-07-12
Abstract
Abstract A substrate is prebaked in an oxygen furnace. A thin film of layered superlattice oxide is formed on the substrate by a chemical vapor deposition process. The film is RTP baked to provide grains with a mixed phase of A-axis and C-axis orientation. The film may be treated by ion implantation prior to the RTP bake and oxygen furnace annealed after the RTP bake. An electrode is deposited on the layered superlattice thin film and then the film and electrode are oxygen furnace annealed.
Inventors
- 👤 Carlos A. Paz de Araujo
- 👤 Hitoshi Watanabe
- 👤 Michael C. Scott
- 👤 Takashi Mihara
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 01:18
CPC Classifications
C; C23; C23C; C23C16/00; C23C16/44; C23C16/455; C23C16/45561; C23C16/02; C23C16/0209; C23C16/0218; C23C16/22; C23C16/30; C23C16/40; C23C16/56; C30; C30B; C30B25/00; C30B25/02; C30B29/00; C30B29/60; C30B29/68; C30B7/00; C30B7/005; H; H01; H01C; H01C7/00; H01C7/10; H01C7/1013; H10; H10B; H10B12/00; H10B12/30; H10B53/00; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/682; H10D1/684; H10D1/692; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6326; H10P14/6328; H10P14/6334; H10P14/65; H10P14/6516; H10P14/6529; H10P14/6544; H10P14/69; H10P14/692; H10P14/6938; H10P14/69398
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
119 words
A method of fabricating an integrated circuit including a ferroelectric layered superlattice material containing at least three different metals, said layered superlattice material having alternating ferroelectric and non-ferroelectric layers, said method comprising the steps of: providing a substrate; depositing on said substrate a film including said at least three different metals in effective amounts for yielding said layered superlattice material containing said at least three different metals, utilizing a chemical vapor deposition process; and heating said film to crystallize it into a layer of said layered superlattice material containing said at least three different metals in a phase having a higher polarizability than prior to said step of heating said layered superlattice material being less than 1 micron thick.
Claim 2
Independent Claim
119 words
A method of fabricating an integrated circuit including a ferroelectric layered superlattice material containing at least three different metals, said layered superlattice material having alternating ferroelectric and non-ferroelectric layers, said method comprising the steps of: providing a substrate; depositing on said substrate a film including said at least three different metals in effective amounts for yielding said layered superlattice material containing said at least three different metals, utilizing a chemical vapor deposition process; and heating said film to crystallize it into a layer of said layered superlattice material containing said at least three different metals in a phase having a higher polarizability than prior to said step of heating said layered superlattice material being less than 1 micron thick.
Claim 3
Dependent Claim
64 words
A method as in claim 1 wherein said step of heating comprises baking said film using a rapid thermal process (RTP) in which the temperature is ramped over a range of from 1° C. per second to 300° C. per second and up to a temperature of from 500° C. to 850° C. for a holding period of from 5 seconds to 5 minutes.
Claim 4
Dependent Claim
17 words
A method as in claim 1 wherein said step of heating includes annealing in an oxygen furnace.
Claim 5
Dependent Claim
21 words
A method as in claim 1 and further including the step of prebaking said substrate prior to said step of depositing.
Claim 6
Dependent Claim
43 words
A method as in claim 1 wherein said step of depositing comprises the steps of: providing a precursor comprising a metal alkoxide including at least one of said metals; vaporizing said precursor; and using said vaporized precursor in said chemical vapor deposition process.
Claim 7
Dependent Claim
15 words
A method as in claim 1 wherein said layered superlattice material comprises strontium bismuth tantalate.
Claim 8
Dependent Claim
29 words
A method as in claim 1 wherein said step of heating forms a mixed phase of C-axis oriented grains and A-axis oriented grains of said ferroelectric layered superlattice material.
Claim 9
Dependent Claim
32 words
A method as in claim 1 wherein said substrate comprises a silicon layer and an electrode, said electrode located between said silicon layer and said layer of said ferroelectric layered superlattice material.
Claim 10
Dependent Claim
43 words
A method as in claim 1 wherein said layered superlattice material includes a metal from a group consisting of strontium, calcium, barium, cadmium, lead, tantalum, hafnium, tungsten, niobium zirconium, bismuth, scandium, yttrium, lanthanum and the lanthanides, antimony, chromium, molybdenum, vanadium, ruthenium and thallium.
Claim 11
Dependent Claim
34 words
A method of fabricating an integrated circuit as in claim 1 and further including the step of: prebaking said substrate in an oxygen furnace at a temperature of between 500° C. and 1000° C.
Claim 12
Dependent Claim
43 words
A method as in claim 10 wherein said layered superlattice material includes a metal from a group consisting of strontium, calcium, barium, cadmium, lead, tantalum, hafnium, tungsten, niobium zirconium, bismuth, scandium, yttrium, lanthanum and the lanthanides, antimony, chromium, molybdenum, vanadium, ruthenium and thallium.
Claim 13
Independent Claim
123 words
A method of fabricating an integrated circuit including ferroelectric layered superlattice material containing at least three different metals, said layered superlattice material having alternative ferroelectric and non-ferroelectric layers, said method comprising the steps of: providing a substrate; depositing on said substrate a film including said at least three different metals in effective amounts for yielding said layered superlattice material containing said at least three metals, utilizing a chemical vapor deposition process; forming an electrode on said film; and annealing said film and said electrode in an oxygen furnace, to form a thin film of said ferroelectric layered superlattice material containing said at least three different metals, said ferroelectric layered superlattice material being less than one micron thick between said substrate and said electrode.
Claim 14
Independent Claim
123 words
A method of fabricating an integrated circuit including ferroelectric layered superlattice material containing at least three different metals, said layered superlattice material having alternative ferroelectric and non-ferroelectric layers, said method comprising the steps of: providing a substrate; depositing on said substrate a film including said at least three different metals in effective amounts for yielding said layered superlattice material containing said at least three metals, utilizing a chemical vapor deposition process; forming an electrode on said film; and annealing said film and said electrode in an oxygen furnace, to form a thin film of said ferroelectric layered superlattice material containing said at least three different metals, said ferroelectric layered superlattice material being less than one micron thick between said substrate and said electrode.
Claim 15
Dependent Claim
78 words
A method as in claim 12 and further including the step of baking said film using a rapid thermal process (RTP) prior to said step of forming an electrode, said rapid thermal process being a process in which temperature is ramped over a range of from 1° C. per second to 300° C. per second and to an upper temperature of from 500° C. to 850° C. for a holding period of from 5 seconds to 5 minutes.
Claim 16
Independent Claim
285 words
A method of fabricating an integrated circuit including a ferroelectric layered superlattice material containing at least three different metals, said layered superlattice material having alternating ferroelectric and non-ferroelectric layers, said method comprising the steps of: providing a substrate; depositing a thin film on said substrate utilizing a chemical vapor deposition process, said thin film including said at least three different metals in effective amounts for yielding said ferroelectric layered superlattice material having the formula A1 w1 +a1 A2 w2 +a2 . . . Aj wj +aj S1 x1 +s1 S2 x2 +s2 . . . Sk xk +sk B1 y1 +b1 B2 y2 +b2 . . . Bl yl +bl Q z -2 , where A1, A2 . . . Aj represent A-site elements in a perovskite-like structure, S1, S2 . . . Sk represent superlattice generator elements, B1, B2 . . . Bl represent B-site elements in said perovskite-like structure, Q represents an anion, the superscripts indicate valences of the respective elements, the subscripts indicate an average number of atoms of the element in the unit cell, and at least w1 and y1 are non-zero, and wherein said A-site element comprises one or more elements from a group consisting of strontium, calcium, barium, and lead, said B-site element comprises one or more elements from a group consisting of titanium, tantalum, hafnium, tungsten, niobium zirconium, said superlattice generator element comprises one or more elements from a group consisting of bismuth, scandium, yttrium, lanthanum, antimony, chromium, and thallium, and said anion comprises an element from a group consisting of oxygen, fluorine, chlorine and hybrids thereof; and heating said thin film to crystallize it into a layer of said layered superlattice material less than 1 micron thick.
Claim 17
Independent Claim
285 words
A method of fabricating an integrated circuit including a ferroelectric layered superlattice material containing at least three different metals, said layered superlattice material having alternating ferroelectric and non-ferroelectric layers, said method comprising the steps of: providing a substrate; depositing a thin film on said substrate utilizing a chemical vapor deposition process, said thin film including said at least three different metals in effective amounts for yielding said ferroelectric layered superlattice material having the formula A1 w1 +a1 A2 w2 +a2 . . . Aj wj +aj S1 x1 +s1 S2 x2 +s2 . . . Sk xk +sk B1 y1 +b1 B2 y2 +b2 . . . Bl yl +bl Q z -2 , where A1, A2 . . . Aj represent A-site elements in a perovskite-like structure, S1, S2 . . . Sk represent superlattice generator elements, B1, B2 . . . Bl represent B-site elements in said perovskite-like structure, Q represents an anion, the superscripts indicate valences of the respective elements, the subscripts indicate an average number of atoms of the element in the unit cell, and at least w1 and y1 are non-zero, and wherein said A-site element comprises one or more elements from a group consisting of strontium, calcium, barium, and lead, said B-site element comprises one or more elements from a group consisting of titanium, tantalum, hafnium, tungsten, niobium zirconium, said superlattice generator element comprises one or more elements from a group consisting of bismuth, scandium, yttrium, lanthanum, antimony, chromium, and thallium, and said anion comprises an element from a group consisting of oxygen, fluorine, chlorine and hybrids thereof; and heating said thin film to crystallize it into a layer of said layered superlattice material less than 1 micron thick.
Claim 18
Dependent Claim
43 words
A method as in claim 14 wherein said step of depositing comprises the steps of: providing a precursor comprising a metal alkoxide including at least one of said metals; vaporizing said precursor; and using said vaporized precursor in said chemical vapor deposition process.
Claim 19
Dependent Claim
15 words
A method as in claim 15 wherein said layered superlattice material comprises strontium bismuth tantalate.
References Cited (Backward Citations)
US4792463A
Cited
US5260265A
Cited
US5262396A
Cited
US4965090A
Cited
US5174926A
Cited
US4912087A
Cited
US5141917A
Cited
US5006363A
Cited
US5138520A
Cited
US5043049A
Cited
US5276010A
Cited
US5146299A
Cited
US5206213A
Cited
US5278138A
Cited
US5439845A
Cited
US5206778A
Cited
US5310990A
Cited
US5254530A
Cited
US5338951A
Cited
US5401680A
Cited
US5374578A
Cited
US5216572A
Cited
US5391393A
Cited
US5258204A
Cited
US5406510A
Cited
US5478610A
Cited
US5527567A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-07-14 | 2001-01-13 | 2001-07-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-07-14 | 2005-01-13 | 2005-07-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-07-14 | 2009-01-13 | 2009-07-15 | $7700.00 | Window Closed / Lapsed |