Patent US4615765A successfully refreshed from Google Patents.
Patent US5622880A successfully refreshed from Google Patents.
US5622880A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a low power, high performance junction transistor
Assignee: Oracle America Inc
•
Filing: 1995-03-31
•
Granted: 1997-04-22
•
Expires: 2015-03-31
Abstract
Abstract Low threshold voltage MOS devices having buried electrodes are disclosed herein. Such devices have source and drain regions which include tip regions and plug regions. The buried electrodes have bottom boundaries located above the bottoms of the plug regions. The buried electrode has the same conductivity type as the device's bulk (albeit at a higher dopant concentration) and, of course, the opposite conductivity type as the device's source and drain. The exact dopant concentrations and locations of the buried electrodes should be provided such that punch through is avoided in MOS devices.
Inventors
- 👤 James B. Burr
- 👤 Michael P. Brassington
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 09:45
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/60; H10D30/611; H10D30/615; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/299; H10D62/307; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10D62/378; H10D30/601
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
132 words
A method of fabricating a MOS transistor, the method comprising the following steps: forming a bulk region of a first conductivity type having a buried electrode region also of the first conductivity type, which said buried electrode region has an average dopant concentration that is at least about 10 times greater than an average dopant concentration in the bulk region excluding the buried electrode region; forming source and drain regions of a second conductivity type separated by a channel region which said channel region is disposed above said buried electrode region; and forming a gate over said channel region, wherein the conditions employed to form the channel region are such that the MOS transistor has a ratio of an on current to an off current of at most about 10 5 .
Claim 2
Independent Claim
132 words
A method of fabricating a MOS transistor, the method comprising the following steps: forming a bulk region of a first conductivity type having a buried electrode region also of the first conductivity type, which said buried electrode region has an average dopant concentration that is at least about 10 times greater than an average dopant concentration in the bulk region excluding the buried electrode region; forming source and drain regions of a second conductivity type separated by a channel region which said channel region is disposed above said buried electrode region; and forming a gate over said channel region, wherein the conditions employed to form the channel region are such that the MOS transistor has a ratio of an on current to an off current of at most about 10 5 .
Claim 3
Dependent Claim
25 words
The method of claim 1 wherein the dopant concentration in the buried electrode region is between about 1×10 17 and 1×10 18 atoms/cm 3 .
Claim 4
Dependent Claim
31 words
The method of claim 1 wherein the channel region has a concentration of dopant atoms of the first conductivity type that is not greater than about 1×10 16 atoms/cm 3 .
Claim 5
Dependent Claim
32 words
The method of claim 3 wherein the channel region includes a concentration of dopant atoms of the first conductivity type that is between about 1×10 14 and 1×10 16 atoms/cm 3 .
Claim 6
Dependent Claim
23 words
The method of claim 1, wherein the step of forming a bulk region includes a separate step of forming said buried electrode region.
Claim 7
Dependent Claim
37 words
The method of claim 5 wherein said step of forming the buried electrode is conducted at a dose of between about 5×10 12 to 1×10 13 atoms/cm 2 and at an energy of between about 80-120 keV.
Claim 8
Dependent Claim
35 words
The method of claim 5 wherein the step of forming the bulk region includes at least three implant steps conducted at energies and dosages sufficient to define a buried electrode region within a well region.
Claim 9
Dependent Claim
28 words
The method of claim 1 wherein the step of forming a bulk region includes a single implant at an energy and dose sufficient to produce a retrograde well.
Claim 10
Dependent Claim
13 words
The method of claim 1 wherein the gate has a tunable threshold voltage.
Claim 11
Dependent Claim
50 words
The method of claim 9 further comprising a step of forming a contact connected to the source region and ohmic contact connected to the bulk region such an that the potential difference between the source and bulk regions can be adjusted to tune the tunable threshold voltage by back biasing.
Claim 12
Independent Claim
133 words
A method of fabricating a MOS transistor, the method comprising the following steps: forming a bulk region of a first conductivity type having a buried electrode region also of the first conductivity type, which said buried electrode region has an average dopant concentration that is at least about 10 times greater than an average dopant concentration in the bulk region excluding the buried electrode region; forming source and drain regions of a second conductivity type separated by a channel region which said channel region is disposed above said buried electrode region; and forming a gate over said channel region, wherein the conditions employed to form the channel region are such that the MOS transistor operates at a low threshold voltage having a value between about -150 mV and +150 mV at room temperature.
Claim 13
Independent Claim
133 words
A method of fabricating a MOS transistor, the method comprising the following steps: forming a bulk region of a first conductivity type having a buried electrode region also of the first conductivity type, which said buried electrode region has an average dopant concentration that is at least about 10 times greater than an average dopant concentration in the bulk region excluding the buried electrode region; forming source and drain regions of a second conductivity type separated by a channel region which said channel region is disposed above said buried electrode region; and forming a gate over said channel region, wherein the conditions employed to form the channel region are such that the MOS transistor operates at a low threshold voltage having a value between about -150 mV and +150 mV at room temperature.
Claim 14
Dependent Claim
25 words
The method of claim 11 wherein the dopant concentration in the buried electrode region is between about 1×10 17 and 1×10 18 atoms/cm 3 .
Claim 15
Dependent Claim
31 words
The method of claim 11 wherein the channel region has a concentration of dopant atoms of the first conductivity type that is not greater than about 1×10 16 atoms/cm 3 .
Claim 16
Dependent Claim
32 words
The method of claim 13 wherein the channel region includes a concentration of deopant atoms of the first conductivity type that is between about 1×10 4 and 1×10 16 atoms/cm 3 .
Claim 17
Dependent Claim
23 words
The method of claim 11 wherein the step of forming a bulk region includes a separate step of forming said buried electrode region.
References Cited (Backward Citations)
US4315781A
Cited
US4984045A
Cited
US5075242A
Cited
US5019520A
Cited
US5338697A
Cited
US5208171A
Cited
US5166765A
Cited
EP0697740A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-21 | 2000-10-21 | 2001-04-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-21 | 2004-10-21 | 2005-04-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-21 | 2008-10-21 | 2009-04-22 | $7700.00 | Window Closed / Lapsed |