Patent US5597755A successfully refreshed from Google Patents.
US5597755A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a stacked capacitor in a dram
Assignee: Renesas Electronics Corp
•
Filing: 1995-06-01
•
Granted: 1997-01-28
•
Expires: 2015-06-01
Abstract
Abstract A method of manufacturing a semiconductor memory device having stacked capacitors is disclosed. After forming a capacitor isolating layer on an insulation layer and forming a contact hole in the insulation layer, a first conductive layer is formed on the insulating layer and the capacitor isolating layer and on an inner surface of the contact hole. The first conductive layer is partially etched and removed by using an etch-back technique to be isolated into a first capacitor portion and a second capacitor portion. A dielectric layer is formed on the first conductive layer. A second conductive layer is formed on the dielectric layer.
Inventors
- 👤 Natsuo Ajika
- 👤 Hideaki Arima
- 👤 Atsushi Hachisuka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 13:51
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/318; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10B12/036; H10B12/05; H10B12/053; H10B12/37; H10B12/377; H10B12/39; H10B12/395
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
232 words
A method of manufacturing a semiconductor memory device having first and second stacked capacitors formed partly covering a surface of an insulation layer covering a main surface of a semiconductor substrate, comprising the steps of: forming an insulation layer on the main surface of said semiconductor substrate, forming a capacitor isolating layer having vertical side surfaces in first and second capacitor isolation regions on a surface of said insulation layer, forming a contact hole in said insulation layer reaching the main surface of said semiconductor substrate, forming a first conductive layer on an inner surface of said contact hole, on the surface of said insulation layer and on a surface of said capacitor isolating layer, forming a layer to be etched back having a different etching ratio from that of said first conductive layer on a surface of said first conductive layer, etching said layer to be etched back to expose the surface of said first conductive layer located on an upper surface of said capacitor isolating layer, partially etching and removing said first conductive layer exposed from said etched back layer to isolate said first conductive layer into a first capacitor portion and a second capacitor portion, removing said capacitor isolating layer and said etched back layer, forming a dielectric layer on the surface of said first conductive layer, forming a second conductive layer on a surface of said dielectric layer.
Claim 2
Independent Claim
232 words
A method of manufacturing a semiconductor memory device having first and second stacked capacitors formed partly covering a surface of an insulation layer covering a main surface of a semiconductor substrate, comprising the steps of: forming an insulation layer on the main surface of said semiconductor substrate, forming a capacitor isolating layer having vertical side surfaces in first and second capacitor isolation regions on a surface of said insulation layer, forming a contact hole in said insulation layer reaching the main surface of said semiconductor substrate, forming a first conductive layer on an inner surface of said contact hole, on the surface of said insulation layer and on a surface of said capacitor isolating layer, forming a layer to be etched back having a different etching ratio from that of said first conductive layer on a surface of said first conductive layer, etching said layer to be etched back to expose the surface of said first conductive layer located on an upper surface of said capacitor isolating layer, partially etching and removing said first conductive layer exposed from said etched back layer to isolate said first conductive layer into a first capacitor portion and a second capacitor portion, removing said capacitor isolating layer and said etched back layer, forming a dielectric layer on the surface of said first conductive layer, forming a second conductive layer on a surface of said dielectric layer.
Claim 3
Dependent Claim
58 words
The method of manufacturing a semiconductor memory device according to claim 1, wherein said step of forming said capacitor isolating layer comprises the steps of forming an oxide film on the surface of said insulation layer, and patterning said oxide film to selectively remove the same located in the region wherein said first and second capacitors are formed.
Claim 4
Dependent Claim
44 words
The method of manufacturing a semiconductor memory device according to claim 1, wherein said first conductive layer is formed of a polycrystalline silicon layer and a resist is formed as a layer to be etched back on a surface of said polycrystalline silicon layer.
Claim 5
Independent Claim
246 words
A method of manufacturing a semiconductor memory device having first and second stacked capacitors formed on a surface of an insulation layer covering a main surface of a semiconductor substrate, comprising the steps of: forming an insulation layer on the main surface of said semiconductor substrate, forming an etching stopping layer on a surface of said insulation layer, forming a capacitor isolating layer on first and second capacitor isolating regions on a surface of said etching stopping layer, forming contact holes in said insulation layer and said etching stopping layer reaching the main surface of said semiconductor substrate, forming a first conductive layer on an inner surface of said contact hole, on a surface of said etching stopping layer and on a surface of said capacitor isolating layer, forming a etchback layer to be etched back having a different etching ratio from that of said first conductive layer on a surface of said first conductive layer, etching said layer to be etched back to expose the surface of said first conductive layer located on the upper surface of said capacitor isolating layer, partially etching and removing said first conductive layer exposed from said etched back layer to isolate said first conductive layer into said first capacitor portion and a second capacitor portion, removing said capacitor isolating layer and said etched back layer, forming a dielectric layer on the surface of said first conductive layer, forming a second conductive layer on a surface of said dielectric layer.
Claim 6
Independent Claim
246 words
A method of manufacturing a semiconductor memory device having first and second stacked capacitors formed on a surface of an insulation layer covering a main surface of a semiconductor substrate, comprising the steps of: forming an insulation layer on the main surface of said semiconductor substrate, forming an etching stopping layer on a surface of said insulation layer, forming a capacitor isolating layer on first and second capacitor isolating regions on a surface of said etching stopping layer, forming contact holes in said insulation layer and said etching stopping layer reaching the main surface of said semiconductor substrate, forming a first conductive layer on an inner surface of said contact hole, on a surface of said etching stopping layer and on a surface of said capacitor isolating layer, forming a etchback layer to be etched back having a different etching ratio from that of said first conductive layer on a surface of said first conductive layer, etching said layer to be etched back to expose the surface of said first conductive layer located on the upper surface of said capacitor isolating layer, partially etching and removing said first conductive layer exposed from said etched back layer to isolate said first conductive layer into said first capacitor portion and a second capacitor portion, removing said capacitor isolating layer and said etched back layer, forming a dielectric layer on the surface of said first conductive layer, forming a second conductive layer on a surface of said dielectric layer.
Claim 7
Dependent Claim
23 words
The method of manufacturing a semiconductor memory device according to claim 4, wherein said etching stopping layer is formed of a nitride film.
Claim 8
Dependent Claim
40 words
The method of manufacturing a semiconductor memory device according to claim 4, wherein said step of forming the etching stopping layer comprises forming a polycrystalline silicon layer on the surface of said insulation layer by the chemical vapor deposition method.
Claim 9
Dependent Claim
54 words
The method of manufacturing semiconductor memory device according to claim 6, wherein said step of removing said capacitor isolating layer and said etched back layer comprises the steps of: sequentially and selectively removing said capacitor isolating layer and said polycrystalline silicon layer located under said capacitor isolating layer, and selectively removing said etched-back layer.
Claim 10
Independent Claim
233 words
A method of manufacturing a semiconductor memory device having first and second stacked capacitors formed partly covering a surface of an insulation layer covering a main surface of a semiconductor substrate, comprising the steps of: forming an insulation layer on the main surface of said semiconductor substrate, forming a capacitor isolating layer having oblique side surfaces in said first and second capacitor isolation regions on a surface of said insulation layer, forming a contact hole in said insulation layer reaching the main surface of said semiconductor substrate, forming a first conductive layer on an inner surface of said contact hole, on the surface of said insulation layer and on a surface of said capacitor isolating layer, forming a layer to be etched back having a different etching ratio from that of said first conductive layer on a surface of said first conducive layer, etching said layer to be etched back to expose the surface of said first conductive layer located on an upper surface of said capacitor isolating layer, partially etching and removing said first conductive layer exposed from said etched back layer to isolate a first conductive layer into said first capacitor portion and a second capacitor portion, removing said capacitor isolating layer and said etched back layer, forming a dielectric layer on the surface of said first conductive layer, forming a second conductive layer on a surface of said dielectric layer.
Claim 11
Independent Claim
233 words
A method of manufacturing a semiconductor memory device having first and second stacked capacitors formed partly covering a surface of an insulation layer covering a main surface of a semiconductor substrate, comprising the steps of: forming an insulation layer on the main surface of said semiconductor substrate, forming a capacitor isolating layer having oblique side surfaces in said first and second capacitor isolation regions on a surface of said insulation layer, forming a contact hole in said insulation layer reaching the main surface of said semiconductor substrate, forming a first conductive layer on an inner surface of said contact hole, on the surface of said insulation layer and on a surface of said capacitor isolating layer, forming a layer to be etched back having a different etching ratio from that of said first conductive layer on a surface of said first conducive layer, etching said layer to be etched back to expose the surface of said first conductive layer located on an upper surface of said capacitor isolating layer, partially etching and removing said first conductive layer exposed from said etched back layer to isolate a first conductive layer into said first capacitor portion and a second capacitor portion, removing said capacitor isolating layer and said etched back layer, forming a dielectric layer on the surface of said first conductive layer, forming a second conductive layer on a surface of said dielectric layer.
Claim 12
Dependent Claim
59 words
The method of manufacturing a semiconductor memory device according to claim 8, wherein said step of forming said capacitor isolating layer comprises the steps of forming an oxide film on the surface of said insulation layer, and patterning said oxide film to selectively remove the same located in the region wherein said first and second stacked capacitors are formed.
References Cited (Backward Citations)
JPS602784A
Cited
JPS62128168A
Cited
US5235199A
Cited
JPH01257365A
Cited
DE3918924A1
Cited
US5047817A
Cited
DE3922456A1
Cited
US5101251A
Cited
US5185282A
Cited
DE4113233A1
Cited
US5218219A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-01-28 | 2000-07-29 | 2001-01-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-01-28 | 2004-07-29 | 2005-01-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-01-28 | 2008-07-29 | 2009-01-28 | $7700.00 | Window Closed / Lapsed |