← Back to Patent Explorer
US5574407A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase lock loop with error consistency detector

Assignee: RCA Licensing Corp
•
Filing: 1994-04-19
•
Granted: 1996-11-12
•
Expires: 2014-04-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A phase detector of a phase-lock-loop circuit measures a phase error between an output signal of an oscillator and a synchronizing signal. When a difference between the phase error that is measured in a pair of horizontal line periods exceeds a first magnitude, that is indicative of phase error inconsistency, the phase of the oscillator output signal is not corrected and the phase-lock-loop circuit operates in an idle mode of operation.

Inventors

  • 👤 Donald J. Sauer
  • 👤 William E. Rodda
  • 👤 Edward R. Campbell, III
  • 👤 Francis Dell'Ova

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 02:48
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/14; H03L7/099; H03L7/0991; H03L7/10; H03L7/113; H04; H04N; H04N7/00; H04N7/12; H04N7/122; H03B; H03B2201/00; H03B2201/02; H03B2201/025; H03B2201/0266; H03J; H03J2200/00; H03J2200/10; Y; Y10; Y10S; Y10S331/00; Y10S331/02

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 164 words
An apparatus for generating an oscillator signal that is locked to a synchronizing signal, comprising: a controllable oscillator for generating said oscillatory signal; a source of said synchronizing signal at a frequency that is related to a scanning frequency; means responsive to said oscillatory and synchronizing signals for generating a first signal that is indicative of a cycle related error therebetween, said first signal being coupled to a control input of said oscillator for correcting said cycles of said oscillatory signal to correct for said error in a negative feedback loop manner; and means coupled to said first signal generating means for comparing said error that is measured in a given pair of periods of said synchronizing signal and for disabling the correction of said oscillatory signal when a difference between said error that is measured in one of said pair of periods and said error that is measured in the other one of said pair of periods is greater than a first value.
Claim 2
Independent Claim 164 words
An apparatus for generating an oscillator signal that is locked to a synchronizing signal, comprising: a controllable oscillator for generating said oscillatory signal; a source of said synchronizing signal at a frequency that is related to a scanning frequency; means responsive to said oscillatory and synchronizing signals for generating a first signal that is indicative of a cycle related error therebetween, said first signal being coupled to a control input of said oscillator for correcting said cycles of said oscillatory signal to correct for said error in a negative feedback loop manner; and means coupled to said first signal generating means for comparing said error that is measured in a given pair of periods of said synchronizing signal and for disabling the correction of said oscillatory signal when a difference between said error that is measured in one of said pair of periods and said error that is measured in the other one of said pair of periods is greater than a first value.
Claim 3
Dependent Claim 15 words
An apparatus according to claim 1 wherein said first signal is indicative of frequency error.
Claim 4
Dependent Claim 60 words
An apparatus according to claim 2 wherein when said frequency error between said oscillatory and synchronizing signals exceeds a second value and said difference is smaller than said first value, said apparatus operates in a fine frequency error correction mode and when said frequency error is smaller than said second value said apparatus operates in a phase error correction mode.
Claim 5
Dependent Claim 102 words
An apparatus according to claim 1 wherein said first signal generating means comprises a phase detector for generating a signal that is indicative of a phase error between said oscillatory and synchronizing signals, wherein said disabling means comprises means for measuring said difference between a frequency error in a first period of said pair of periods and a frequency error in a second period of said pair of periods and wherein when said phase error exceeds a second value and said difference is indicative of said frequency error that is not inconsistent, said apparatus operates in a coarse phase error correction mode.
Claim 6
Dependent Claim 35 words
An apparatus according to claim 1 wherein said error comparing means compares said error that is measured during a first horizontal line period with said error that is measured during a second horizontal line period.
Claim 7
Dependent Claim 17 words
An apparatus according to claim 1 wherein said difference is indicative of an inconsistency of said error.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-11-12 2000-05-13 2000-11-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-11-12 2004-05-13 2004-11-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-11-12 2008-05-13 2008-11-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag