US4516118A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Pulse width modulation conversion circuit for controlling a color display monitor
Assignee: Unisys Corp
•
Filing: 1982-08-30
•
Granted: 1985-05-07
•
Expires: 2002-08-30
Abstract
Abstract A video display terminal (VDT) is provided with a controller having six digital logic lines capable of defining sixty-four different colors. An eight color color display monitor (CDM) having three red, green and blue (RGB) video input lines is connected to a pulse width modulation converter capable of converting the sixty-four digital input conditions on the six low level voltage logic lines to sixty-four different color control conditions on the three video input lines.
Inventors
- 👤 Clayton C. Wahlquist
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 01:30
CPC Classifications
G; G09; G09G; G09G1/00; G09G1/28; G09G1/285
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
236 words
A conversion circuit for a video display terminal having twenty-seven selectable colors comprising: an eight-color CDM of the type having only three RGB video input lines, a cathode ray tube controller of the type having six output color control signal lines capable of defining sixty-four logic states, each signal line having two logic states being defined by full width pulses or the absence of full width pulses, said six output color control signal lines providing three RGB color pairs of output color control lines, three pulse width modulation conversion circuits each having one of said three RGB color pairs of output control lines coupled to its input, each said pulse width modulation conversion circuit having its output coupled to one of said three RGB video input lines of said eight-color CDM, each output control line of said pulse width modulation conversion circuit having at least three possible pulse width modulation conditions in response to the two logic states on said control signal lines, said logic states being full width pulses and the absence of full width pulses and said pulse width modulation conditions being partial width pulses, full width pulses and the absence of pulses, and a dot clock generator coupled to said three pulse width modulation conversion circuits and to said cathode ray tube controller for synchronizing said pulses, whereby said eight-color CDM is converted to display as many colors as a twenty-seven color CDM.
Claim 2
Dependent Claim
236 words
A conversion circuit for a video display terminal having twenty-seven selectable colors comprising: an eight-color CDM of the type having only three RGB video input lines, a cathode ray tube controller of the type having six output color control signal lines capable of defining sixty-four logic states, each signal line having two logic states being defined by full width pulses or the absence of full width pulses, said six output color control signal lines providing three RGB color pairs of output color control lines, three pulse width modulation conversion circuits each having one of said three RGB color pairs of output control lines coupled to its input, each said pulse width modulation conversion circuit having its output coupled to one of said three RGB video input lines of said eight-color CDM, each output control line of said pulse width modulation conversion circuit having at least three possible pulse width modulation conditions in response to the two logic states on said control signal lines, said logic states being full width pulses and the absence of full width pulses and said pulse width modulation conditions being partial width pulses, full width pulses and the absence of pulses, and a dot clock generator coupled to said three pulse width modulation conversion circuits and to said cathode ray tube controller for synchronizing said pulses, whereby said eight-color CDM is converted to display as many colors as a twenty-seven color CDM.
Claim 3
Dependent Claim
44 words
A conversion circuit as set forth in claim 1 wherein each said pulse width modulation conversion circuit comprises; a pair of input registers, each of said registers being connected to one of said six output color control lines from said cathode ray tube controller.
Claim 4
Dependent Claim
30 words
A conversion circuit as set forth in claim 2 wherein each said pulse width modulation conversion circuit further comprises; an EXCLUSIVE OR gate coupled to the output of said registers.
Claim 5
Dependent Claim
41 words
A conversion circuit as set forth in claim 3 wherein each said pulse width modulation conversion circuit further comprises; a NOR gate having an input coupled to one of said registers and an output C coupled to said EXCLUSIVE OR gate.
Claim 6
Dependent Claim
24 words
A conversion circuit as set forth in claim 4 wherein said NOR gate is provided with an input coupled to each of said registers.
Claim 7
Dependent Claim
23 words
A conversion circuit as set forth in claim 5 wherein said NOR gate is further provided with a phase delayed clock pulse input.
Claim 8
Dependent Claim
49 words
A conversion circuit as set forth in claim 6 wherein each said register comprises a flip-flop having an enable input terminal connected to a second clock pulse input and a data input terminal connected to one of said six output color control lines from said cathode ray tube controller.
Claim 9
Dependent Claim
28 words
A conversion circuit as set forth in claim 7 wherein said phase delayed clock pulse input and said second clock pulse input are phase shifted by approximately 90°.
Claim 10
Dependent Claim
42 words
A conversion circuit as set forth in claim 7 wherein said clock pulses have a time duration less than the time duration of the dot color signal being presented on said six output color control lines from said cathode ray tube controller.
Claim 11
Dependent Claim
31 words
A conversion circuit as set forth in claim 1 wherein each said pulse width modulation conversion circuit comprises a pair of multivibrators connected in series for generating phase delayed clock signals.
Claim 12
Dependent Claim
27 words
A conversion circuit as set forth in claim 10 wherein one of said multivibrators is an adjustable one-shot multivibrator for generating different width phase delayed clock signals.
References Cited (Backward Citations)
US3294896A
Cited
US3821796A
Cited
US3829613A
Cited
US3944999A
Cited
US4149183A
Cited
US4149184A
Cited
US4383256A
Cited
US4340889A
Cited
US4442428A
Cited
US4438453A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-05-06 | 1988-11-05 | 1989-05-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-05-06 | 1992-11-05 | 1993-05-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-05-06 | 1996-11-05 | 1997-05-07 | $7700.00 | Window Closed / Lapsed |