← Back to Patent Explorer
US5525823A Expired / Lapsed US ⏱️ 0.0 years remaining

Manufacture of CMOS devices

Assignee: STMicroelectronics lnc USA
•
Filing: 1994-05-13
•
Granted: 1996-06-11
•
Expires: 2014-05-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for forming field oxide regions on an integrated circuit device includes the steps of providing doped regions for formation of active devices. After the doped regions have been formed, a thick field oxide layer is grown over the entire surface of the device. Field oxide regions are then defined using masking and anisotropic etching steps which provide approximately vertical sidewalls for the field oxide regions, and which do not result in the formation of bird's beaks. Since the active regions are defined prior to formation of the field oxide regions, the active regions extend under the field oxide regions and do not give rise to edge effects.

Inventors

  • 👤 Tsiu C. Chan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 19:28
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0188; H10D84/02; H10D84/03; H10D84/038

Claims Analysis

Total Claims: 32
Claim 1
Independent Claim 220 words
A method of forming a semiconductor integrated circuit structure, comprising the steps of: implanting, in a single implant step, an N-type dopant into a selected portion of a substrate; growing a first oxide layer over said selected portion of the substrate, while simultaneously driving said N-type dopant into said substrate to form an N-well having a substantially uniform dopant concentration; implanting P-type dopant atoms into said substrate in regions not covered by said first oxide layer; and thereafter heating said substrate to drive said P-type dopant atoms to form a P-well region having a depth approximately equal to the depth of said N-well and having a first dopant concentration; and thereafter uniformly implanting additional P-type dopant atoms into said P-well region to form a surface region therein having a dopant concentration higher than said first dopant concentration; removing said first oxide layer; forming a second oxide layer over the surface of said substrate; and patterning and etching said second oxide layer to leave a field oxide region over adjacent portions of said P-well and said N-well; and growing an additional oxide, which is thinner than said second oxide, over areas of said substrate which are exposed by said second oxide layer, and thereafter removing said additional oxide; whereby said step of growing and removing said additional oxide removes damaged material.
Claim 2
Independent Claim 220 words
A method of forming a semiconductor integrated circuit structure, comprising the steps of: implanting, in a single implant step, an N-type dopant into a selected portion of a substrate; growing a first oxide layer over said selected portion of the substrate, while simultaneously driving said N-type dopant into said substrate to form an N-well having a substantially uniform dopant concentration; implanting P-type dopant atoms into said substrate in regions not covered by said first oxide layer; and thereafter heating said substrate to drive said P-type dopant atoms to form a P-well region having a depth approximately equal to the depth of said N-well and having a first dopant concentration; and thereafter uniformly implanting additional P-type dopant atoms into said P-well region to form a surface region therein having a dopant concentration higher than said first dopant concentration; removing said first oxide layer; forming a second oxide layer over the surface of said substrate; and patterning and etching said second oxide layer to leave a field oxide region over adjacent portions of said P-well and said N-well; and growing an additional oxide, which is thinner than said second oxide, over areas of said substrate which are exposed by said second oxide layer, and thereafter removing said additional oxide; whereby said step of growing and removing said additional oxide removes damaged material.
Claim 3
Dependent Claim 42 words
The method of claim 1, wherein the step of growing a first oxide layer comprises the steps of: forming a nitride layer over the P-well region; and, heating the substrate in an oxidizing ambient to form a thermal oxide over the N-well.
Claim 4
Dependent Claim 10 words
The method of claim 1, wherein said substrate comprises silicon.
Claim 5
Dependent Claim 27 words
The method of claim 1, wherein said step of implanting P-type dopant atoms and said step of implanting additional P-type dopant atoms use approximately the same energy.
Claim 6
Dependent Claim 10 words
An integrated circuit fabricated by the method of claim 1.
Claim 7
Independent Claim 205 words
A method for integrated circuit fabrication, comprising the steps of: implanting an N-type dopant into a selected portion of a semiconductor substrate; growing a first oxide layer over said selected portion of the substrate, while simultaneously driving said N-type dopant into said substrate to form an N-well having a substantially uniform dopant concentration; implanting P-type dopant atoms into said substrate in regions not covered by said first oxide layer; and thereafter heating said substrate to drive said P-type dopant atoms thereinto to form a P-well region having a first dopant concentration; after said heating step, uniformly implanting additional P-type dopant atoms into said P-well region to form a surface region therein having a dopant concentration higher than said first dopant concentration; removing said first oxide layer; forming a second oxide layer over the entire surface of said substrate; and patterning and etching said second oxide layer to leave a field oxide region over adjacent portions of said P-well and said N-well; and growing an additional oxide, which is thinner than said second oxide, over areas of said substrate which are exposed by said second oxide layer, and thereafter removing said additional oxide; whereby said step of growing and removing said additional oxide removes damaged material.
Claim 8
Independent Claim 205 words
A method for integrated circuit fabrication, comprising the steps of: implanting an N-type dopant into a selected portion of a semiconductor substrate; growing a first oxide layer over said selected portion of the substrate, while simultaneously driving said N-type dopant into said substrate to form an N-well having a substantially uniform dopant concentration; implanting P-type dopant atoms into said substrate in regions not covered by said first oxide layer; and thereafter heating said substrate to drive said P-type dopant atoms thereinto to form a P-well region having a first dopant concentration; after said heating step, uniformly implanting additional P-type dopant atoms into said P-well region to form a surface region therein having a dopant concentration higher than said first dopant concentration; removing said first oxide layer; forming a second oxide layer over the entire surface of said substrate; and patterning and etching said second oxide layer to leave a field oxide region over adjacent portions of said P-well and said N-well; and growing an additional oxide, which is thinner than said second oxide, over areas of said substrate which are exposed by said second oxide layer, and thereafter removing said additional oxide; whereby said step of growing and removing said additional oxide removes damaged material.
Claim 9
Dependent Claim 10 words
The method of claim 6, wherein said substrate comprises silicon.
Claim 10
Dependent Claim 27 words
The method of claim 6, wherein said step of implanting P-type dopant atoms and said step of implanting additional P-type dopant atoms use approximately the same energy.
Claim 11
Dependent Claim 34 words
The method of claim 6, wherein said step of growing said first oxide layer comprises the preliminary substeps of depositing a silicon nitride layer, and etching said silicon nitride to expose said selected portion.
Claim 12
Dependent Claim 17 words
The method of claim 6, wherein said step of etching said second oxide layer uses anisotropic etching.
Claim 13
Dependent Claim 25 words
The method of claim 6, wherein said heating step forms said P-well region to have a depth approximately equal to the depth of said N-well.
Claim 14
Dependent Claim 10 words
An integrated circuit fabricated by the method of claim 6.
Claim 15
Independent Claim 201 words
A method for integrated circuit fabrication, comprising the steps of: implanting an N-type dopant into a selected portion of a semiconductor substrate; growing a first oxide layer over said selected portion of the substrate, while simultaneously driving said N-type dopant into said substrate to form an N-well having a substantially uniform dopant concentration; implanting P-type dopant atoms into said substrate in regions not covered by said first oxide layer; and thereafter heating said substrate to drive said P-type dopant atoms thereinto to form a P-well region having a first dopant concentration; and thereafter uniformly implanting additional P-type dopant atoms into said P-well region to form a surface region therein having a dopant concentration higher than said first dopant concentration; removing said first oxide layer; forming a second oxide layer over the surface of said substrate; patterning and etching said second oxide layer to leave a field oxide region over adjacent portions of said P-well and said N-well; and growing an additional oxide, which is thinner than said second oxide, over areas of said substrate which are exposed by said second oxide layer, and thereafter removing said additional oxide; whereby said step of growing and removing said additional oxide removes damaged material.
Claim 16
Independent Claim 201 words
A method for integrated circuit fabrication, comprising the steps of: implanting an N-type dopant into a selected portion of a semiconductor substrate; growing a first oxide layer over said selected portion of the substrate, while simultaneously driving said N-type dopant into said substrate to form an N-well having a substantially uniform dopant concentration; implanting P-type dopant atoms into said substrate in regions not covered by said first oxide layer; and thereafter heating said substrate to drive said P-type dopant atoms thereinto to form a P-well region having a first dopant concentration; and thereafter uniformly implanting additional P-type dopant atoms into said P-well region to form a surface region therein having a dopant concentration higher than said first dopant concentration; removing said first oxide layer; forming a second oxide layer over the surface of said substrate; patterning and etching said second oxide layer to leave a field oxide region over adjacent portions of said P-well and said N-well; and growing an additional oxide, which is thinner than said second oxide, over areas of said substrate which are exposed by said second oxide layer, and thereafter removing said additional oxide; whereby said step of growing and removing said additional oxide removes damaged material.
Claim 17
Dependent Claim 10 words
The method of claim 13, wherein said substrate comprises silicon.
Claim 18
Dependent Claim 27 words
The method of claim 13, wherein said step of implanting P-type dopant atoms and said step of implanting additional P-type dopant atoms use approximately the same energy.
Claim 19
Dependent Claim 25 words
The method of claim 13, wherein said heating step forms said P-well region to have a depth approximately equal to the depth of said N-well.
Claim 20
Dependent Claim 34 words
The method of claim 13, wherein said step of growing said first oxide layer comprises the preliminary substeps of depositing a silicon nitride layer, and etching said silicon nitride to expose said selected portion.
Claim 21
Dependent Claim 17 words
The method of claim 13, wherein said step of etching said second oxide layer uses anisotropic etching.
Claim 22
Dependent Claim 10 words
An integrated circuit fabricated by the method of claim 13.
Claim 23
Independent Claim 121 words
A method of forming a semiconductor integrated circuit structure, comprising the steps of: forming N-well and P-well regions in a substantially monolithic substrate; implanting additional P-type dopant atoms, into said P-well regions only, to form a surface region therein having a dopant concentration higher than said first dopant concentration; uniformly growing a field oxide layer; patterning and etching said field oxide layer to leave field oxide regions over portions of said P-well and said N-well regions; and thereafter growing an additional oxide, which is thinner than said second oxide, over areas of said substrate which are exposed by said second oxide layer, and thereafter removing said additional oxide; whereby said step of growing and removing said additional oxide removes damaged material.
Claim 24
Independent Claim 121 words
A method of forming a semiconductor integrated circuit structure, comprising the steps of: forming N-well and P-well regions in a substantially monolithic substrate; implanting additional P-type dopant atoms, into said P-well regions only, to form a surface region therein having a dopant concentration higher than said first dopant concentration; uniformly growing a field oxide layer; patterning and etching said field oxide layer to leave field oxide regions over portions of said P-well and said N-well regions; and thereafter growing an additional oxide, which is thinner than said second oxide, over areas of said substrate which are exposed by said second oxide layer, and thereafter removing said additional oxide; whereby said step of growing and removing said additional oxide removes damaged material.
Claim 25
Dependent Claim 10 words
The method of claim 20, wherein said substrate comprises silicon.
Claim 26
Dependent Claim 21 words
The method of claim 20, wherein said P-well regions have a depth approximately equal to the depth of said N-well regions.
Claim 27
Dependent Claim 10 words
An integrated circuit fabricated by the method of claim 20.
Claim 28
Independent Claim 95 words
A method of forming a semiconductor integrated circuit structure, comprising the steps of: forming N-well and P-well regions in substantially monolithic semiconductor material; growing a field oxide layer; patterning and etching said field oxide layer to leave field oxide regions over portions of said P-well and said N-well regions; and thereafter growing an additional oxide, which is thinner than said field oxide layer, over areas of said substrate which are exposed by said field oxide layer, and thereafter removing said additional oxide; whereby said step of growing and removing said additional oxide removes damaged material.
Claim 29
Independent Claim 95 words
A method of forming a semiconductor integrated circuit structure, comprising the steps of: forming N-well and P-well regions in substantially monolithic semiconductor material; growing a field oxide layer; patterning and etching said field oxide layer to leave field oxide regions over portions of said P-well and said N-well regions; and thereafter growing an additional oxide, which is thinner than said field oxide layer, over areas of said substrate which are exposed by said field oxide layer, and thereafter removing said additional oxide; whereby said step of growing and removing said additional oxide removes damaged material.
Claim 30
Dependent Claim 10 words
The method of claim 24, wherein said substrate comprises silicon.
Claim 31
Dependent Claim 21 words
The method of claim 24, wherein said P-well regions have a depth approximately equal to the depth of said N-well regions.
Claim 32
Dependent Claim 10 words
An integrated circuit fabricated by the method of claim 24.

References Cited (Backward Citations)

US3576498A Cited
US3673471A Cited
US4242691A Cited
US4354307A Cited
US4435896A Cited
FR2533749A1 Cited
US4549340A Cited
EP0178440A2 Cited
EP0197198A1 Cited
US4731343A Cited
US4889825A Cited
US4929565A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-06-11 1999-12-11 2000-06-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-06-11 2003-12-11 2004-06-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-06-11 2007-12-11 2008-06-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag