← Back to Patent Explorer
US4731343A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for manufacturing insulation separating the active regions of a VLSI CMOS circuit

Assignee: Siemens AG
•
Filing: 1987-07-31
•
Granted: 1988-03-15
•
Expires: 2007-07-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to a method for the manufacture of insulating portions separating the active regions of a VLSI CMOS circuit wherein an oxide coated silicon substrate is etched in those regions in which minimal insulation is to be required by etching trenches in the oxide insulating layers overlying the minimal insulation regions and generating field oxide regions in the remaining portions separating the active regions. The etching is preferably carried out by a combination of dry and wet etching steps. The field oxide regions may be produced by the well known local oxidation of silicon (LOCOS).

Inventors

  • 👤 Willy Beinvogl

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 03:34
CPC Classifications
H; H10; H10P; H10P50/00; H10P50/20; H10P50/28; H10P50/282; H10P50/283; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0188; H10D84/02; H10D84/03; H10D84/038; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/10; H10W10/13; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/859

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 188 words
A method for the manufacture of CMOS circuits which comprises: providing a p-doped silicon substrate, applying an implantation mask consisting of resist and silicon nitride over portions of said substrate, implanting and diffusing ions into said substrate through said mask to form an n-doped zone (n-well), removing said resist after said implanting of ions, oxidizing the surface of said substrate to produce an oxide layer thereover, implanting ions into said substrate to form a p-doped zone of lesser depth than said n-doped zone, depositing and structuring a layer of silicon nitride over said substrate to cover said n-doped zone while leaving portions of said p-doped zone in which field implantation is to occur uncovered, injecting boron ions into the uncovered portions, generating field oxide regions in said p-doped zone by local oxidation using the silicon nitride as a mask, removing the silicon nitride masking, masking the oxide layer over the p-doped zones with a photoresist layer while leaving portions of said n-doped zone uncovered, and etching moats into the oxide layer over said n-doped zone to provide ridges which insulate active regions of said substrate from one another.
Claim 2
Independent Claim 188 words
A method for the manufacture of CMOS circuits which comprises: providing a p-doped silicon substrate, applying an implantation mask consisting of resist and silicon nitride over portions of said substrate, implanting and diffusing ions into said substrate through said mask to form an n-doped zone (n-well), removing said resist after said implanting of ions, oxidizing the surface of said substrate to produce an oxide layer thereover, implanting ions into said substrate to form a p-doped zone of lesser depth than said n-doped zone, depositing and structuring a layer of silicon nitride over said substrate to cover said n-doped zone while leaving portions of said p-doped zone in which field implantation is to occur uncovered, injecting boron ions into the uncovered portions, generating field oxide regions in said p-doped zone by local oxidation using the silicon nitride as a mask, removing the silicon nitride masking, masking the oxide layer over the p-doped zones with a photoresist layer while leaving portions of said n-doped zone uncovered, and etching moats into the oxide layer over said n-doped zone to provide ridges which insulate active regions of said substrate from one another.
Claim 3
Dependent Claim 21 words
A method according to claim 1 wherein the etching of moats is carried out by dry etching followed by wet etching.
Claim 4
Dependent Claim 29 words
A method according to claim 1 wherein said dry etching is carried out using trifluoromethane and oxygen, and said wet etching is carried out by using buffered hydrofluoric acid.
Claim 5
Independent Claim 203 words
A method for the manufacture of CMOS circuits which comprises: providing a silicon substrate doped with ions of one conductivity type, applying an implantation mask consisting of a resist and silicon nitride over portions of said substrate, implanting and diffusing ions of the opposite conductivity type to form a doped well, removing said resist after said implanting of ions, oxidizing the surface of said substrate to produce an oxide layer thereover, implanting ions of said one conductivity type into said substrate to form a doped zone of lesser depth than said doped well, depositing and structuring a layer of silicon nitride over said substrate to cover said doped well while lealving portions of said doped zone of less depth in which field implantation is to occur uncovered, injecting ions of said second conductivity type into the uncovered portions, generating field oxide regions in said doped zone by local oxidation using the silicon nitride as a mask, removing the silicon nitride masking, masking the oxide layer over said doped zones with a photoresist layer while leaving portions of said doped well uncovered, and etching moats into the oxide layer over said doped well to produce insulating ridge separating the active regions of the substrate.
Claim 6
Independent Claim 203 words
A method for the manufacture of CMOS circuits which comprises: providing a silicon substrate doped with ions of one conductivity type, applying an implantation mask consisting of a resist and silicon nitride over portions of said substrate, implanting and diffusing ions of the opposite conductivity type to form a doped well, removing said resist after said implanting of ions, oxidizing the surface of said substrate to produce an oxide layer thereover, implanting ions of said one conductivity type into said substrate to form a doped zone of lesser depth than said doped well, depositing and structuring a layer of silicon nitride over said substrate to cover said doped well while lealving portions of said doped zone of less depth in which field implantation is to occur uncovered, injecting ions of said second conductivity type into the uncovered portions, generating field oxide regions in said doped zone by local oxidation using the silicon nitride as a mask, removing the silicon nitride masking, masking the oxide layer over said doped zones with a photoresist layer while leaving portions of said doped well uncovered, and etching moats into the oxide layer over said doped well to produce insulating ridge separating the active regions of the substrate.
Claim 7
Dependent Claim 14 words
A method according to claim 4 wherein said ridges are smaller than 1.5 microns.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-03-15 1991-09-14 1992-03-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-03-15 1995-09-14 1996-03-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-03-15 1999-09-14 2000-03-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag