US5497018A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having a floating gate with improved insulation film quality
Assignee: Fujitsu Semiconductor Ltd
•
Filing: 1994-08-31
•
Granted: 1996-03-05
•
Expires: 2014-08-31
Abstract
Abstract A method for fabricating a flash-EPROM comprises the steps of forming a first gate insulation film and a second gate insulation film on a semiconductor substrate so as to respectively cover first and second device regions, providing a first conductor layer so as to cover both the first device region and the second device region, patterning the first conductor layer to form a floating gate electrode in correspondence to the first device region, oxidizing a surface of the first conductor layer to form a capacitor insulation film surrounding the floating gate electrode, providing a second conductor layer on the first conductor layer as to bury underneath the floating gate electrode covered by the capacitor insulation film, patterning the second conductor layer on the first device region to form a control gate electrode, exposing the first conductor layer in correspondence to the second device region, and patterning the first conductor layer remaining on the second element region to form a gate electrode of a peripheral transistor.
Inventors
- 👤 Tatsuya Kajita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 18:39
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/40; H10B41/42; H10B41/43; H10B41/48; H10B41/49; H10D; H10D64/00; H10D64/01; H10D64/031; H10D64/035; H10D64/60; H10D64/66; H10D64/68
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
327 words
A non-volatile semiconductor memory device, comprising: a substrate defined with a first device region and a second device region; a first gate insulation film provided on said substrate so as to cover said substrate in correspondence to said first device region, said first gate insulation film having a thickness so as to allow a tunneling of carriers therethrough; a second gate insulation film provided on said substrate so as to cover said substrate in correspondence to said second device region; a first electrode provided on said first gate insulation film; a second electrode provided on said second gate insulation film; a first dielectric film provided on said first electrode so as to cover an upper major surface and a side wall thereof, said first electrode thereby forming an isolated, floating electrode surrounded by said first gate insulation film and said first dielectric film; a second dielectric film provided on said second electrode; a third electrode provided on said first dielectric film; a fourth electrode provided on said second dielectric film; and a contact hole provided on said second dielectric film for contacting said second electrode and fourth electrode electrically with each other; said first and second electrodes having a substantially identical composition and thickness; said third and fourth electrodes having a substantially identical composition and thickness; said first and second dielectric films having a substantially identical composition and thickness; said first gate insulation film, said first electrode, said first dielectric film and said third electrode forming thereby a memory cell transistor that store information in said first electrode in the form of electric charges; said second gate insulation film, said second electrode, said second dielectric film and said fourth electrode forming thereby a peripheral transistor, wherein said contact hole exposes the surface of said second electrode, said second electrode and said fourth electrode establishing an electrical contact at said contact hole by a fifth electrode provided on said fourth electrode so as to fill said contact hole.
Claim 2
Dependent Claim
327 words
A non-volatile semiconductor memory device, comprising: a substrate defined with a first device region and a second device region; a first gate insulation film provided on said substrate so as to cover said substrate in correspondence to said first device region, said first gate insulation film having a thickness so as to allow a tunneling of carriers therethrough; a second gate insulation film provided on said substrate so as to cover said substrate in correspondence to said second device region; a first electrode provided on said first gate insulation film; a second electrode provided on said second gate insulation film; a first dielectric film provided on said first electrode so as to cover an upper major surface and a side wall thereof, said first electrode thereby forming an isolated, floating electrode surrounded by said first gate insulation film and said first dielectric film; a second dielectric film provided on said second electrode; a third electrode provided on said first dielectric film; a fourth electrode provided on said second dielectric film; and a contact hole provided on said second dielectric film for contacting said second electrode and fourth electrode electrically with each other; said first and second electrodes having a substantially identical composition and thickness; said third and fourth electrodes having a substantially identical composition and thickness; said first and second dielectric films having a substantially identical composition and thickness; said first gate insulation film, said first electrode, said first dielectric film and said third electrode forming thereby a memory cell transistor that store information in said first electrode in the form of electric charges; said second gate insulation film, said second electrode, said second dielectric film and said fourth electrode forming thereby a peripheral transistor, wherein said contact hole exposes the surface of said second electrode, said second electrode and said fourth electrode establishing an electrical contact at said contact hole by a fifth electrode provided on said fourth electrode so as to fill said contact hole.
Claim 3
Dependent Claim
334 words
A non-volatile semiconductor memory device, comprising: a substrate defined with a first device region and a second device region; a first gate insulation film provided on said substrate so as to cover said substrate in correspondence to said first device region, said first gate insulation film having a thickness so as to allow a tunneling of carriers therethrough; a second gate insulating film provided on said substrate so as to cover said substrate in correspondence to said second device region; a first electrode provided on said first gate insulation film; a second electrode provided on said second gate insulation film; first dielectric film provided on said first electrode so as to cover an upper major surface and a side wall thereof, said first electrode thereby forming an isolated, floating electrode surrounded by said first gate insulating film and said first dielectric film; a second dielectric film provided on said second electrode; a third electrode provided on said first dielectric film; a fourth electrode provided on said second dielectric film; and a contact hole provided on said second dielectric film for contacting said second electrode and fourth electrode electrically with each other; said first and second electrodes having a substantially identical composition and thickness; said third and fourth electrodes having a substantially identical composition and thickness; said first and second dielectric films having a substantially identical composition and thickness; said first gate insulation film, said first electrode, said first dielectric film and said third electrode forming thereby a memory cell transistor that store information in said first electrode in the form of electric charges; said second gate insulation film, said second electrode, said second dielectric film and said fourth electrode forming thereby a peripheral transistor wherein said contact hole is provided so as to penetrate through said second and fourth electrodes and said second dielectric film, said second and fourth electrodes establishing an electrical contact at said contact hole by a fifth electrode provided on said fourth electrode so as to fill said contact hole.
Claim 4
Dependent Claim
334 words
A non-volatile semiconductor memory device, comprising: a substrate defined with a first device region and a second device region; a first gate insulation film provided on said substrate so as to cover said substrate in correspondence to said first device region, said first gate insulation film having a thickness so as to allow a tunneling of carriers therethrough; a second gate insulating film provided on said substrate so as to cover said substrate in correspondence to said second device region; a first electrode provided on said first gate insulation film; a second electrode provided on said second gate insulation film; first dielectric film provided on said first electrode so as to cover an upper major surface and a side wall thereof, said first electrode thereby forming an isolated, floating electrode surrounded by said first gate insulating film and said first dielectric film; a second dielectric film provided on said second electrode; a third electrode provided on said first dielectric film; a fourth electrode provided on said second dielectric film; and a contact hole provided on said second dielectric film for contacting said second electrode and fourth electrode electrically with each other; said first and second electrodes having a substantially identical composition and thickness; said third and fourth electrodes having a substantially identical composition and thickness; said first and second dielectric films having a substantially identical composition and thickness; said first gate insulation film, said first electrode, said first dielectric film and said third electrode forming thereby a memory cell transistor that store information in said first electrode in the form of electric charges; said second gate insulation film, said second electrode, said second dielectric film and said fourth electrode forming thereby a peripheral transistor wherein said contact hole is provided so as to penetrate through said second and fourth electrodes and said second dielectric film, said second and fourth electrodes establishing an electrical contact at said contact hole by a fifth electrode provided on said fourth electrode so as to fill said contact hole.
References Cited (Backward Citations)
DE3107543A1
Cited
US4766088A
Cited
JPS6150371A
Cited
JPS6362382A
Cited
JPS63228670A
Cited
EP0287031A2
Cited
JPS63255964A
Cited
EP0305741A2
Cited
JPH0284776A
Cited
JPH01218061A
Cited
JPH0225069A
Cited
US5089433A
Cited
US5013674A
Cited
US5081054A
Cited
JPH02308566A
Cited
US5066992A
Cited
US5104819A
Cited
JPH03177064A
Cited
US5225361A
Cited
US5188976A
Cited
US5242850A
Cited
US5326999A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-05 | 1999-09-04 | 2000-03-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-05 | 2003-09-04 | 2004-03-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-05 | 2007-09-04 | 2008-03-05 | $7700.00 | Window Closed / Lapsed |