US5494857A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Chemical mechanical planarization of shallow trenches in semiconductor substrates
Assignee: Digital Equipment Corp
•
Filing: 1993-07-28
•
Granted: 1996-02-27
•
Expires: 2013-07-28
Abstract
Abstract A new method for planarization of shallow trenches is presented. Shallow trenches are patterned into a semiconductor substrate that has been coated with a layer of silicon nitride. A conformal coating of oxide is deposited onto the wafer to fill the trenches. A thin layer of etch-stop silicon and a second layer of oxide are then deposited. The second layer of oxide is patterned with a filler mask using conventional photolithographic techniques and etched to the silicon etch-stop layer, leaving blocks of oxide in the depressions above the trenches and oxide spacers along the sidewalls. Chemical mechanical polishing is then used to polish the oxide back to the silicon nitride. The process offers excellent global planarity, minimal variation in silicon nitride thickness across active areas of varying size and density, and relative insensitivity to chip design.
Inventors
- 👤 Steven S. Cooperman
- 👤 Andre I. Nasr
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 06:11
CPC Classifications
H; H10; H10P; H10P95/00; H10P95/06; H10P95/062; H10P95/064; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0143; H10W10/10; H10W10/17
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
138 words
A method of fabricating an integrated circuit device comprising the steps of: a. forming trenches on a face of a semiconductor substrate, the regions between said trenches at said face defining active region mesas; forming a first conformal dielectric layer on said face to fill in said trenches; c. forming a second conformal polish-assist layer on said dielectric layer; d. patterning resist blocks onto said second conformal polish-assist layer above said trenches; e. forming polish-assist blocks under said resist blocks and polish-assist spacers along the sidewalls of depressions above the trenches by etching said second conformal polish-assist layer; f. stripping said resist blocks away from said polish-assist blocks; polishing back the remaining portion of the second conformal polish-assist layer, and said first conformal dielectric layer, to the top of said active region mesas, forming a globally planar surface.
Claim 2
Independent Claim
138 words
A method of fabricating an integrated circuit device comprising the steps of: a. forming trenches on a face of a semiconductor substrate, the regions between said trenches at said face defining active region mesas; forming a first conformal dielectric layer on said face to fill in said trenches; c. forming a second conformal polish-assist layer on said dielectric layer; d. patterning resist blocks onto said second conformal polish-assist layer above said trenches; e. forming polish-assist blocks under said resist blocks and polish-assist spacers along the sidewalls of depressions above the trenches by etching said second conformal polish-assist layer; f. stripping said resist blocks away from said polish-assist blocks; polishing back the remaining portion of the second conformal polish-assist layer, and said first conformal dielectric layer, to the top of said active region mesas, forming a globally planar surface.
Claim 3
Dependent Claim
12 words
The method according to claim 1 wherein said semiconductor substrate is silicon.
Claim 4
Dependent Claim
18 words
The method according to claim 1 wherein said trenches and said active region mesas are of varying dimensions.
Claim 5
Dependent Claim
15 words
The method according to claim 1 wherein the conformal dielectric layer is a silicon oxide.
Claim 6
Dependent Claim
32 words
The method according to claim 1 wherein said first conformal dielectric layer is a thickness such that the dielectric layer in said trenches will be nearly level with said active region mesas.
Claim 7
Dependent Claim
16 words
The method according to claim 4 wherein said conformal dielectric layer is a TEOS oxide layer.
Claim 8
Dependent Claim
35 words
The method according to claim 5 wherein said first conformal dielectric layer is a thickness such that the dielectric layer in said trenches will be slightly higher than the top of said active region mesas.
Claim 9
Dependent Claim
23 words
The method according to claim 1 including forming an etch-stop layer on said first conformal dielectric layer, prior to forming said polish-assist layer.
Claim 10
Dependent Claim
15 words
The method according to claim 8 wherein the etch-stop layer is a deposited silicon layer.
Claim 11
Dependent Claim
40 words
The method according to claim 7 wherein said second conformal polish-assist is a thickness such that the top of said patterned blocks will be nearly level with the top of said first conformal dielectric layer over the active region mesas.
Claim 12
Dependent Claim
22 words
The method according to claim 1 wherein said resist blocks are patterned into said depressions above said trenches using a filler mask.
Claim 13
Dependent Claim
31 words
The method according to claim 11 wherein said resist blocks are patterned such that the resist blocks will sit in spaces of said depressions without encroaching on sidewalls of said depressions.
Claim 14
Dependent Claim
24 words
The method according to claim 1 wherein said second conformal polish-assist layer is etched with selectivity utilizing a CHF 3 /CF 4 /Ar chemistry.
Claim 15
Dependent Claim
26 words
The method according to claim 13 wherein said patterned polish-assist blocks are of sufficient width to bridge a polishing pad between active areas during said polishing.
Claim 16
Dependent Claim
21 words
The method according to claim 13 wherein said CHF 3 /CF 4 /Ar chemistry has a selectivity greater than 10:1, oxide:polysilicon.
Claim 17
Dependent Claim
23 words
The method of claim 1 wherein said second conformal polish-assist layer is the same type of material as said first conformal dielectric layer.
Claim 18
Independent Claim
204 words
A method of fabricating an integrated circuit device comprising the steps of: a. forming trenches on a face of a silicon substrate, the regions between said trenches at said face defining active region mesas; b. forming a first layer of conformal oxide film on said face to fill in said trenches to a level about level with the top of said active region mesas; c. forming a layer of polysilicon etch-stop on said first layer of conformal oxide film; d. forming a second layer of conformal polish-assist oxide film on said polysilicon layer at a thickness such that the top of the second oxide film above said trenches is about level with the top of the first conformal oxide film over the active area mesas; e. patterning resist blocks onto said second layer of conformal oxide into depressions of said second layer of conformal oxide film above said trenches; f. forming oxide blocks under said resist blocks by etching said second conformal oxide film; g. stripping said resist blocks away from said oxide blocks; h. polishing back said second conformal oxide film, said polysilicon layer, and said first conformal oxide film, to the top of said active region mesas forming a globally planar surface.
Claim 19
Independent Claim
204 words
A method of fabricating an integrated circuit device comprising the steps of: a. forming trenches on a face of a silicon substrate, the regions between said trenches at said face defining active region mesas; b. forming a first layer of conformal oxide film on said face to fill in said trenches to a level about level with the top of said active region mesas; c. forming a layer of polysilicon etch-stop on said first layer of conformal oxide film; d. forming a second layer of conformal polish-assist oxide film on said polysilicon layer at a thickness such that the top of the second oxide film above said trenches is about level with the top of the first conformal oxide film over the active area mesas; e. patterning resist blocks onto said second layer of conformal oxide into depressions of said second layer of conformal oxide film above said trenches; f. forming oxide blocks under said resist blocks by etching said second conformal oxide film; g. stripping said resist blocks away from said oxide blocks; h. polishing back said second conformal oxide film, said polysilicon layer, and said first conformal oxide film, to the top of said active region mesas forming a globally planar surface.
References Cited (Backward Citations)
US4526631A
Cited
US4689656A
Cited
US4671851A
Cited
US4745081A
Cited
US4666556A
Cited
JPS63142831A
Cited
EP0340524A1
Cited
JPH0216752A
Cited
US5173439A
Cited
US5077234A
Cited
US5229318A
Cited
US5175122A
Cited
US5177028A
Cited
EP0597603A2
Cited
US5346584A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-26 | 1999-08-28 | 2000-02-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-26 | 2003-08-28 | 2004-02-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-26 | 2007-08-28 | 2008-02-27 | $7700.00 | Window Closed / Lapsed |