US5346584A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Planarization process for IC trench isolation using oxidized polysilicon filler
Assignee: Hewlett Packard Development Co LP
•
Filing: 1993-07-28
•
Granted: 1994-09-13
•
Expires: 2013-07-28
Abstract
Abstract Disclosed is a method of planarizing the surface of a silicon wafer in integrated circuit manufacture where trench isolation techniques are employed. The trenches and active areas on a semiconductor substrate are conformally coated with a layer of silicon oxide. A layer of patterned polysilicon then is deposited on top of the oxide and etched to create filler blocks in depressions above the trenches. Next, the polysilicon is annealed to thereby fill the trenches with an expanded oxide block. The resulting relatively planar surface then is polished back to the nitride cap, to thereby produce a high degree of planarity across all trench and active area dimensions.
Inventors
- 👤 Andre I. Nasr
- 👤 Steven S. Cooperman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 22:26
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/041; H10W10/40
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
124 words
A method of planarizing a face of a semiconductor substrate comprising: forming flat active area mesas and trenches on said face; depositing a conformal coating of a dielectric material or a material converted to a dielectric material over said face, forming depressions above said trenches; depositing a layer of silicon over the conformal coating; patterning the silicon layer with a photoresist to form resist blocks in the depressions above said trenches; etching said silicon to leave silicon segments remaining in the areas beneath the resist blocks; annealing the silicon to convert said silicon to oxide; polishing the face of the semiconductor substrate with dielectric filled trenches to the level of the tops of the active areas so as to produce a substantially planar surface.
Claim 2
Independent Claim
124 words
A method of planarizing a face of a semiconductor substrate comprising: forming flat active area mesas and trenches on said face; depositing a conformal coating of a dielectric material or a material converted to a dielectric material over said face, forming depressions above said trenches; depositing a layer of silicon over the conformal coating; patterning the silicon layer with a photoresist to form resist blocks in the depressions above said trenches; etching said silicon to leave silicon segments remaining in the areas beneath the resist blocks; annealing the silicon to convert said silicon to oxide; polishing the face of the semiconductor substrate with dielectric filled trenches to the level of the tops of the active areas so as to produce a substantially planar surface.
Claim 3
Dependent Claim
21 words
The method of claim 1 wherein said etching is controlled so as to leave silicon spacers along sidewalls of the depressions.
Claim 4
Dependent Claim
22 words
The method of claim 1 wherein said forming comprises etching that is patterned to form active areas and trenches of varying widths.
Claim 5
Dependent Claim
11 words
The method of claim 1 wherein said semiconductor substrate is silicon.
Claim 6
Dependent Claim
27 words
The method of claim 1 wherein said conformal coating is selected from the group consisting of silicon, silicon oxide, silicon nitride, silicon implanted with nitrogen, and "tetraethylorthosilicate".
Claim 7
Dependent Claim
13 words
The method of claim 5 wherein the dielectric material is a silicon oxide.
Claim 8
Dependent Claim
11 words
The method of claim 5 wherein the dielectric material is tetraethylorthosilicate.
Claim 9
Dependent Claim
41 words
The method of claim 1 wherein the dielectric material is deposited in a thickness so that the level of the top of the dielectric in the trenches is at about the same level as the top of the active area mesas.
Claim 10
Dependent Claim
58 words
The method of claim 8 wherein the silicon layer is deposited in a layer having a thickness about half of the depth of the depressions above the trenches so that after annealing and expansion, the level of the top of the dielectric is about the same as the top of the dielectric coating on the active area mesas.
Claim 11
Independent Claim
163 words
A method of planarizing a face of a silicon substrate comprising: etching said face to form flat active area mesas and trenches; depositing a conformal coating of a silicon oxide over said face, in a thickness such that the level of the top of the oxide in the trenches is at about the same level as the top of the active area mesas, forming depressions above said trenches; depositing a layer of polysilicon over the conformal oxide coating, said polysilicon having a thickness about half the depth of the depressions above said trenches; patterning the polysilicon layer with a photoresist to form resist blocks in the depressions above said trenches; etching said polysilicon to leave polysilicon segments remaining in the areas beneath the resist blocks; annealing the polysilicon to convert said polysilicon to oxide; polishing the face of the semiconductor substrate with oxide filled trenches to the level of the tops of the active areas so as to produce a substantially planar surface.
Claim 12
Independent Claim
163 words
A method of planarizing a face of a silicon substrate comprising: etching said face to form flat active area mesas and trenches; depositing a conformal coating of a silicon oxide over said face, in a thickness such that the level of the top of the oxide in the trenches is at about the same level as the top of the active area mesas, forming depressions above said trenches; depositing a layer of polysilicon over the conformal oxide coating, said polysilicon having a thickness about half the depth of the depressions above said trenches; patterning the polysilicon layer with a photoresist to form resist blocks in the depressions above said trenches; etching said polysilicon to leave polysilicon segments remaining in the areas beneath the resist blocks; annealing the polysilicon to convert said polysilicon to oxide; polishing the face of the semiconductor substrate with oxide filled trenches to the level of the tops of the active areas so as to produce a substantially planar surface.
References Cited (Backward Citations)
US34400A
Cited
US4233091A
Cited
US4255207A
Cited
US4473598A
Cited
US4689656A
Cited
US4526631A
Cited
US4671851A
Cited
US4745081A
Cited
US4666556A
Cited
US4783238A
Cited
US4876216A
Cited
EP0341898A2
Cited
US5173439A
Cited
US5077234A
Cited
US5130268A
Cited
US5175122A
Cited
US5177028A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-09-12 | 1998-03-14 | 1998-09-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-09-12 | 2002-03-14 | 2002-09-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-09-12 | 2006-03-14 | 2006-09-13 | $7700.00 | Window Closed / Lapsed |