US5460989A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electrically erasable and programmable semiconductor memory device with trench memory transistor and manufacturing method of the same
Assignee: Mitsubishi Electric Corp
•
Filing: 1994-06-27
•
Granted: 1995-10-24
•
Expires: 2014-06-27
Abstract
Abstract A p-type silicon substrate 1 is provided with a trench 11. A second gate oxide film 4 is formed on a bottom wall 11a of the trench. The trench has a side wall 11b on which a first gate oxide film 9 is formed. A thickness of the second gate oxide film 4 is smaller than that of the first gate oxide film 9. A floating gate electrode 5 is formed on the second and first gate oxide films 4 and 9. At the vicinities of the opposite ends of the floating gate electrode 5, there are formed an n + -drain diffusion region 2 and n + -source diffusion region 3. A control gate electrode 7 is formed over the floating gate electrode 5 with an layer insulating film 6 interposed therebetween. In an electrically programmable and erasable semiconductor memory device (EEPROM) of a flash type, a writing efficiency is improved, a reliability is improved with respect to quality control, and dimensions of memory transistors are reduced.
Inventors
- 👤 Setsuo Wake
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 15:52
CPC Classifications
H; H10; H10B; H10B41/00; H10B69/00
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
178 words
A manufacturing method of an electrically erasable and programmable semiconductor memory device comprising the successive steps of: forming a trench having opposing lateral sidewalls and a floor in a main surface of a semiconductor substrate of a first conductivity type; forming first insulating films having a first thickness on said sidewalls of said trench; forming a second insulating film having a second thickness smaller than said first thickness on said floor of said trench; forming first gate electrodes having a first portion on a respective one of said first insulating films and a second portion on said second insulating film; forming first impurity regions of a second conductivity type in said main surface of said semiconductor substrate adjacent respective sidewalls of said trench and adjacent respective first portions of said first gate electrodes; forming a second impurity region of said second conductivity type in said floor of said trench adjacent respective second portions of said first gate electrodes; forming a third insulating film on said first gate electrodes; and forming second gate electrodes on said third insulating film.
Claim 2
Dependent Claim
178 words
A manufacturing method of an electrically erasable and programmable semiconductor memory device comprising the successive steps of: forming a trench having opposing lateral sidewalls and a floor in a main surface of a semiconductor substrate of a first conductivity type; forming first insulating films having a first thickness on said sidewalls of said trench; forming a second insulating film having a second thickness smaller than said first thickness on said floor of said trench; forming first gate electrodes having a first portion on a respective one of said first insulating films and a second portion on said second insulating film; forming first impurity regions of a second conductivity type in said main surface of said semiconductor substrate adjacent respective sidewalls of said trench and adjacent respective first portions of said first gate electrodes; forming a second impurity region of said second conductivity type in said floor of said trench adjacent respective second portions of said first gate electrodes; forming a third insulating film on said first gate electrodes; and forming second gate electrodes on said third insulating film.
Claim 3
Dependent Claim
65 words
A manufacturing method of a semiconductor memory device according to claim 1, wherein said step of forming said first insulating films includes the steps of: forming an oxide film by applying thermal oxidation to the whole main surface of said semiconductor substrate; and selectively removing said oxide film by anisotropic etching such that first oxide films remains only on the side walls of said trench.
Claim 4
Dependent Claim
51 words
A manufacturing method of a semiconductor memory device according to claim 2, wherein said step of forming said second insulating film includes the step of: applying thermal oxidation to the whole main surface of said semiconductor substrate including an area over said first oxide films to form a second oxide film.
Claim 5
Dependent Claim
61 words
A manufacturing method of a semiconductor memory device according to claim 1, wherein said step of forming said first gate electrode includes the steps of: forming a conductive layer on the whole main surface of said semiconductor substrate; and selectively removing said conductive layer by anisotropic etching such that said conductive layer remains only on said first and second insulating films.
Claim 6
Dependent Claim
50 words
A manufacturing method of a semiconductor memory device according to claim 1, wherein said step of forming said third insulating film includes the step of applying thermal oxidation to the whole main surface of said semiconductor substrate including an area over said first gate electrode to form an oxide film.
Claim 7
Dependent Claim
181 words
A manufacturing method of an electrically erasable and programmable semiconductor memory device comprising the successive steps of: forming a trench having opposing lateral first and second sidewalls and a floor in a main surface of a semiconductor substrate of a first conductivity type; forming a first insulating film having a first thickness on said first sidewall of said trench; forming a second insulating film having a second thickness smaller than said first thickness on said floor of said trench; forming a first gate electrode having a first portion on said first insulating film and a second portion on said second insulating film; forming a first impurity region of a second conductivity type in said main surface of said semiconductor substrate adjacent said first sidewall and a adjacent said first portion of said first gate electrode; forming a second impurity region of said second conductivity type in said floor of said trench adjacent said second portion of said first gate electrode; forming a third insulating film on said first gate electrode; and forming a second gate electrode on said third insulating film.
Claim 8
Dependent Claim
181 words
A manufacturing method of an electrically erasable and programmable semiconductor memory device comprising the successive steps of: forming a trench having opposing lateral first and second sidewalls and a floor in a main surface of a semiconductor substrate of a first conductivity type; forming a first insulating film having a first thickness on said first sidewall of said trench; forming a second insulating film having a second thickness smaller than said first thickness on said floor of said trench; forming a first gate electrode having a first portion on said first insulating film and a second portion on said second insulating film; forming a first impurity region of a second conductivity type in said main surface of said semiconductor substrate adjacent said first sidewall and a adjacent said first portion of said first gate electrode; forming a second impurity region of said second conductivity type in said floor of said trench adjacent said second portion of said first gate electrode; forming a third insulating film on said first gate electrode; and forming a second gate electrode on said third insulating film.
References Cited (Backward Citations)
US4868619A
Cited
US4853348A
Cited
JPS61256673A
Cited
US4796228A
Cited
JPS6346760A
Cited
JPS6384166A
Cited
JPS63102372A
Cited
JPS63142680A
Cited
JPS63285966A
Cited
US4972371A
Cited
US4929988A
Cited
JPH01150364A
Cited
JPH01291470A
Cited
US5045490A
Cited
US5071782A
Cited
US5180680A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-10-23 | 1999-04-24 | 1999-10-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-10-23 | 2003-04-24 | 2003-10-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-10-23 | 2007-04-24 | 2007-10-24 | $7700.00 | Window Closed / Lapsed |