← Back to Patent Explorer
US5460693A Expired / Lapsed US ⏱️ 0.0 years remaining

Dry microlithography process

Assignee: Texas Instruments Inc
•
Filing: 1994-05-31
•
Granted: 1995-10-24
•
Expires: 2014-05-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An all-dry microlithography process, where a fluorinated layer 30 is deposited on a processable layer 18 of a semiconductor wafer, and regions of the fluorinated layer 30 are exposed to a masked radiation source so that exposed regions and unexposed areas 31 are formed in the fluorinated layer 30. An oxide layer is grown on the fluorinated layer, forming thicker region 34 of oxide on the unexposed areas 31 of the fluorinated layer 30, and forming thinner regions 32 of oxide on the exposed regions of the fluorinated layer 30. The oxide layer is then etched, removing thinner regions 32 of the oxide layer but leaving at least a fraction of the thicker portions 34 of the oxide layer to be used as a patterned hard mask. Then the exposed fluorinated layer not covered by the patterned oxide hard mask, is etched, to expose areas of the processable layer 18 not covered by the oxide hard mask, for subsequent patterned processing. The subsequent patterned processing may be an etch process for pattern transfer to the processable layer, a doping process to dope the exposed regions of the processable layer, or another process such as a deposition step. The all-dry lithography process can be completed in an integrated environment, such as a cluster tool, resulting in improved manufacturing cycle time and increased yields. The dry photosensitive layer may be deposited using PECVD at low temperatures, and is compatible with all other semiconductor device fabrication process flows.

Inventors

  • 👤 Medrdad M. Moslehi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 10:53
CPC Classifications
H; H10; H10P; H10P76/00; H10P76/40; H10P76/408; H10P76/4085; G; G03; G03F; G03F7/00; G03F7/004; G03F7/0042; G03F7/26; G03F7/265; H10P50/00; H10P50/69; H10P50/691; H10P50/693; H10P50/695; H10P50/71; H10P76/405; H10P95/00; Y; Y10; Y10S; Y10S430/00; Y10S430/167; Y10S430/168; Y10S438/00; Y10S438/911; Y10S438/942; Y10S438/948; Y10S438/95; Y10S438/981

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 137 words
A method of lithography, comprising the steps of: providing a semiconductor wafer having a processable layer; depositing a halogen-doped layer on said processable layer; exposing portions of said halogen-doped layer to radiant energy, wherein radiant energy exposed areas and radiant energy unexposed areas are formed in said halogen-doped layer; growing an oxide layer on said halogen-doped layer to form a first region of oxide on said radiant energy unexposed areas of said halogen-doped layer, and to form a second region of oxide on said radiant energy exposed areas of said halogen-doped layer, wherein said second region is thinner than said first region; and etching said oxide layer to remove said second region of said oxide layer, leaving said first region of said oxide layer, wherein said first region of said oxide layer creates an oxide hard mask.
Claim 2
Independent Claim 137 words
A method of lithography, comprising the steps of: providing a semiconductor wafer having a processable layer; depositing a halogen-doped layer on said processable layer; exposing portions of said halogen-doped layer to radiant energy, wherein radiant energy exposed areas and radiant energy unexposed areas are formed in said halogen-doped layer; growing an oxide layer on said halogen-doped layer to form a first region of oxide on said radiant energy unexposed areas of said halogen-doped layer, and to form a second region of oxide on said radiant energy exposed areas of said halogen-doped layer, wherein said second region is thinner than said first region; and etching said oxide layer to remove said second region of said oxide layer, leaving said first region of said oxide layer, wherein said first region of said oxide layer creates an oxide hard mask.
Claim 3
Dependent Claim 11 words
The method of claim 1 wherein said halogen-doped layer comprises fluorine.
Claim 4
Dependent Claim 12 words
The method of claim 2 wherein said fluorinated layer further comprises silicon.
Claim 5
Dependent Claim 12 words
The method of claim 3 wherein said fluorinated layer further comprises germanium.
Claim 6
Dependent Claim 12 words
The method of claim 1 wherein said oxide layer comprises silicon dioxide.
Claim 7
Dependent Claim 23 words
The method of claim 1 wherein said radiant energy is deep ultraviolet radiation and is emitted from a deep ultraviolet lithography exposure tool.
Claim 8
Dependent Claim 21 words
The method of claim 1 wherein said radiant energy is X-ray radiation and is emitted from an X-ray lithography exposure tool.
Claim 9
Dependent Claim 37 words
The method of claim 2 further comprising the step of annealing said wafer after said radiant energy exposing step but before said growing step, to outdiffuse fluorine from said radiant energy exposed regions of said halogen-doped layer.
Claim 10
Dependent Claim 19 words
The method of claim 8 wherein said annealing step is performed at a temperature of less than 800° C.
Claim 11
Dependent Claim 34 words
The method of claim 2 further comprising annealing said wafer during said radiant energy exposing step but before said growing step, to outdiffuse fluorine from said radiant energy exposed regions of said halogen-doped layer.
Claim 12
Dependent Claim 18 words
The method of claim 10 wherein said annealing step is at a temperature of less than 800° C.
Claim 13
Dependent Claim 28 words
The method of claim 2 further comprising the step of masking said wafer after said step of depositing a halogen-doped layer but before said radiant energy exposing step.
Claim 14
Dependent Claim 43 words
The method of claim 1 and further comprising the step of etching said radiant energy exposed areas of said halogen-doped layer to expose said processable layer in regions not covered by said oxide hard mask, after said etching of said oxide layer step.
Claim 15
Dependent Claim 52 words
The method of claim 13 further comprising the step of performing a patterned fabrication process using the oxide hard mask as a mask on said exposed areas of said processable layer, wherein the regions of the halogen-doped layer covered by said oxide hard mask are not affected by said patterned fabrication process.
Claim 16
Dependent Claim 23 words
The method of claim 14 further comprising the step of removing said oxide hard mask, after said performing a patterned fabrication process step.
Claim 17
Dependent Claim 28 words
The method of claim 15 further comprising the step of removing said radiant energy unexposed regions of said halogen-doped layer, after said removing of said oxide hard mask.
Claim 18
Dependent Claim 15 words
The method of claim 14 wherein said patterned fabrication process comprises an ion implantation process.
Claim 19
Dependent Claim 14 words
The method of claim 14 wherein said patterned fabrication process comprises an etch process.
Claim 20
Dependent Claim 12 words
The method of claim 1 wherein each process step performed is dry.
Claim 21
Dependent Claim 15 words
The method of claim 19 wherein each step is performed in an integrated cluster tool.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-10-23 1999-04-24 1999-10-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-10-23 2003-04-24 2003-10-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-10-23 2007-04-24 2007-10-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag