US5438007A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabricating field effect transistor having polycrystalline silicon gate junction
Assignee: Thunderbird Technologies Inc
•
Filing: 1993-09-28
•
Granted: 1995-08-01
•
Expires: 2013-09-28
Abstract
Abstract A field effect transistor includes a polycrystalline silicon gate having a semiconductor junction therein. The semiconductor junction is formed of first and second oppositely doped polycrystalline silicon layers, and extends parallel to the substrate face. The polycrystalline silicon gate including the semiconductor junction therein is perfectly formed by implanting ions into the top of the polycrystalline silicon gate simultaneous with implantation of the source and drain regions. The semiconductor junction thus formed does not adversely impact the performance of the field effect transistor, and provides a low resistance ohmic gate contact. The gate need not be masked during source and drain implant, resulting in simplified fabrication.
Inventors
- 👤 Albert W. Vinal
- 👤 Michael W. Dennen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 10:40
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/60; H10D64/66; H10D64/661
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
117 words
A method of forming a field effect transistor comprising the steps of: providing a semiconductor substrate having an insulating layer on a face thereof; forming a single polycrystalline silicon layer of first conductivity type on said insulating layer, said single polycrystalline silicon layer including a pair of opposing ends; simultaneously doping a portion of said single polycrystalline silicon layer, and portions of said semiconductor substrate adjacent said pair of opposing ends, with dopant ions of a second conductivity type, to simultaneously form a semiconductor junction in said single polycrystalline silicon layer extending parallel to said substrate face, and spaced apart source and drain regions in said substrate at said opposing ends of said single polycrystalline silicon layer.
Claim 2
Independent Claim
117 words
A method of forming a field effect transistor comprising the steps of: providing a semiconductor substrate having an insulating layer on a face thereof; forming a single polycrystalline silicon layer of first conductivity type on said insulating layer, said single polycrystalline silicon layer including a pair of opposing ends; simultaneously doping a portion of said single polycrystalline silicon layer, and portions of said semiconductor substrate adjacent said pair of opposing ends, with dopant ions of a second conductivity type, to simultaneously form a semiconductor junction in said single polycrystalline silicon layer extending parallel to said substrate face, and spaced apart source and drain regions in said substrate at said opposing ends of said single polycrystalline silicon layer.
Claim 3
Dependent Claim
37 words
The method of claim 1 wherein said forming step comprises the steps of: forming said single polycrystalline silicon layer on said insulating layer; and patterning said single polycrystalline silicon layer to form said pair of opposing ends.
Claim 4
Dependent Claim
25 words
The method of claim 1 wherein said simultaneously doping step comprises the step of directing ions of said second conductivity type towards said substrate face.
Claim 5
Dependent Claim
39 words
The method of claim 3 wherein said single polycrystalline silicon layer is free of a masking layer thereon, during said simultaneously doping step, such that said ions of said second conductivity type enter into said single polycrystalline silicon layer.
Claim 6
Dependent Claim
33 words
The method of claim 1 wherein said insulating layer comprises a field oxide portion and a gate oxide portion, and wherein said single polycrystalline silicon layer is formed on said gate oxide portion.
Claim 7
Dependent Claim
73 words
The method of claim 1 wherein said single polycrystalline silicon layer forming step is preceded by the step of forming a well of said second conductivity type in said semiconductor substrate, at said substrate face, and wherein said single polycrystalline layer forming step comprises the step of forming said single polycrystalline silicon layer on said insulating layer such that said well extends beyond said first and second opposing ends at said substrate face.
Claim 8
Dependent Claim
26 words
The method of claim 1 further comprising the step of forming electrical contacts to said source and drain regions and to said single polycrystalline silicon layer.
References Cited (Backward Citations)
US3976511A
Cited
JPS53123682A
Cited
US4543597A
Cited
US5242844A
Cited
US4697333A
Cited
US4808555A
Cited
US4745079A
Cited
US5185279A
Cited
US4912061A
Cited
US4978626A
Cited
US4990974A
Cited
US4984043A
Cited
US5093700A
Cited
US5187122A
Cited
US5202276A
Cited
JPH04102374A
Cited
US5168072A
Cited
US5210435A
Cited
US5061647A
Cited
JPH04154170A
Cited
US5244823A
Cited
US5256586A
Cited
US5194923A
Cited
US5272099A
Cited
US5987581A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-07-31 | 1999-01-30 | 1999-08-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-07-31 | 2003-01-30 | 2003-08-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-07-31 | 2007-01-30 | 2007-08-01 | $7700.00 | Window Closed / Lapsed |