Patent US5434099A successfully refreshed from Google Patents.
US5434099A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing field isolation for complimentary type devices
Assignee: United Microelectronics Corp
•
Filing: 1994-07-05
•
Granted: 1995-07-18
•
Expires: 2014-07-05
Abstract
Abstract The method requires fewer process steps. A nitride layer and a first overlying photoresist are deposited on a semiconductor substrate having wells of different impurity types. The resist layer is developed and to cover first type well and the device area of the opposite second type well. After the resultant exposed nitride layer is removed, impurity ions are implanted. The first photoresist layer is removed and a second photoresist layer deposited. The second resist layer is deposited and developed to cover the second well and the device area in the first well. The resultant exposed nitride areas are removed and ions implanted. The second photoresist layer is removed and the substrate oxidized to form field oxide regions. The nitride layer is removed and the substrate completed by forming devices, passivation layers and metallurgy.
Inventors
- 👤 Chen-Chih Hsue
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 21:20
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/0125; H10W10/0126; H10W10/0127; H10W10/10; H10W10/13; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/859
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
223 words
A method of manufacturing field oxide regions on a semiconductor substrate having a P well and an N well comprising: forming a pad oxide layer on the surface of said substrate that overlies both wells; forming a silicon nitride layer over said oxide layer; depositing, exposing and developing a first photoresist layer over said oxide layer that completely masks a first of said wells, and overlies only the device area in the second opposite of said wells; removing the resulting exposed areas of the silicon nitride layer and, implanting impurity ions of the same type as the background impurity in said second well using said first developed photoresist layer as a mask; removing said first photoresist layer; depositing, exposing and developing a second photoresist layer over said substrate that completely masks the said second well and overlies only the device area in the said first well; removing the resulting exposed areas of the silicon nitride layer; implanting ions of the same type as the background impurity in said second well through the exposed areas of said second photoresist layer; removing said second photoresist layer; thermally oxidizing the resulting exposed portions of the substrate resulting in field oxide regions with underlying inversion preventing regions in the areas not covered by said silicon nitride layer, and removing said silicon nitride layer and said oxide layer.
Claim 2
Independent Claim
223 words
A method of manufacturing field oxide regions on a semiconductor substrate having a P well and an N well comprising: forming a pad oxide layer on the surface of said substrate that overlies both wells; forming a silicon nitride layer over said oxide layer; depositing, exposing and developing a first photoresist layer over said oxide layer that completely masks a first of said wells, and overlies only the device area in the second opposite of said wells; removing the resulting exposed areas of the silicon nitride layer and, implanting impurity ions of the same type as the background impurity in said second well using said first developed photoresist layer as a mask; removing said first photoresist layer; depositing, exposing and developing a second photoresist layer over said substrate that completely masks the said second well and overlies only the device area in the said first well; removing the resulting exposed areas of the silicon nitride layer; implanting ions of the same type as the background impurity in said second well through the exposed areas of said second photoresist layer; removing said second photoresist layer; thermally oxidizing the resulting exposed portions of the substrate resulting in field oxide regions with underlying inversion preventing regions in the areas not covered by said silicon nitride layer, and removing said silicon nitride layer and said oxide layer.
Claim 3
Dependent Claim
20 words
The method of claim 1 wherein said pad oxide has a thickness in the range of 100 to 400 Angstroms.
Claim 4
Dependent Claim
21 words
The method of claim 2 wherein said silicon nitride layer has a thickness in the range of 1000 to 3000 Angstroms.
Claim 5
Dependent Claim
17 words
The method of claim 1 wherein said first of said wells has a background P type impurity.
Claim 6
Independent Claim
17 words
The method of claim i wherein said first of said wells has a background N type impurity.
Claim 7
Dependent Claim
15 words
The method of claim 1 wherein the thermal oxidation is achieved by a thermal furnace.
Claim 8
Dependent Claim
21 words
The method of claim 6 wherein said field oxide regions have a thickness in the range of 4000 to 8000 Angstroms.
Claim 9
Dependent Claim
14 words
The method of claim 4 wherein said implanted P type impurity ion is Boron.
Claim 10
Dependent Claim
35 words
The method of claim 8 wherein said P impurity ion is implanted at an acceleration voltage in the range of 30 Kev to 80 Kev with a dosage in the range of 1E12 to 1E13.
Claim 11
Dependent Claim
15 words
The method of claim 5 wherein said N type impurity ion is Phosphorus or, Arsenic.
Claim 12
Dependent Claim
38 words
The method of claim 10 wherein said N type ion is implanted at an acceleration voltage in the range of 30 Kev to 80 Key with a dosage in the range of 1E12 to 1E13 atoms/cm 2 .
References Cited (Backward Citations)
US31079A
Cited
US4306916A
Cited
US4743565A
Cited
US4435895A
Cited
GB2118364A
Cited
US4412375A
Cited
JPS58218161A
Cited
JPS61292036A
Cited
US4717683A
Cited
US4728619A
Cited
US4847213A
Cited
US4839301A
Cited
US5141882A
Cited
US5086012A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-07-17 | 1999-01-16 | 1999-07-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-07-17 | 2003-01-16 | 2003-07-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-07-17 | 2007-01-16 | 2007-07-18 | $7700.00 | Window Closed / Lapsed |